diff options
1 files changed, 6 insertions, 0 deletions
diff --git a/debian/changelog b/debian/changelog
index edaaded..43e2caa 100644
--- a/debian/changelog
+++ b/debian/changelog
@@ -1,3 +1,9 @@
+cscope (15.6-4) unstable; urgency=low
+ * Fix a typo in xcscope.el (Closes: #438170)
+ -- Tobias Klauser <> Thu, 16 Aug 2007 13:43:01 +0200
cscope (15.6-3) unstable; urgency=low
* Do not install invasive Emacs startup file 50cscope.el (Closes: #427765)
ss='deletions'>-2/+0 To allow the assembler macros defined in arch/arm64/mm/proc-macros.S to be used outside the mm code move the contents of proc-macros.S to asm/assembler.h. Also, delete proc-macros.S, and fix up all references to proc-macros.S. Signed-off-by: Geoff Levand <> Acked-by: Pavel Machek <> [rebased, included dcache_by_line_op] Signed-off-by: James Morse <> Acked-by: Catalin Marinas <> Signed-off-by: Will Deacon <> 2015-12-17arm64: Use PoU cache instr for I/D coherencyAshok Kumar1-11/+17 In systems with three levels of cache(PoU at L1 and PoC at L3), PoC cache flush instructions flushes L2 and L3 caches which could affect performance. For cache flushes for I and D coherency, PoU should suffice. So changing all I and D coherency related cache flushes to PoU. Introduced a new __clean_dcache_area_pou API for dcache flush till PoU and provided a common macro for __flush_dcache_area and __clean_dcache_area_pou. Also, now in __sync_icache_dcache, icache invalidation for non-aliasing VIPT icache is done only for that particular page instead of the earlier __flush_icache_all. Reviewed-by: Catalin Marinas <> Reviewed-by: Mark Rutland <> Signed-off-by: Ashok Kumar <> Signed-off-by: Will Deacon <> 2015-10-12arm64: use ENDPIPROC() to annotate position independent assembler routinesArd Biesheuvel1-5/+5 For more control over which functions are called with the MMU off or with the UEFI 1:1 mapping active, annotate some assembler routines as position independent. This is done by introducing ENDPIPROC(), which replaces the ENDPROC() declaration of those routines. Signed-off-by: Ard Biesheuvel <> Signed-off-by: Catalin Marinas <> 2015-07-27arm64: mm: Adopt new alternative assembler macrosDaniel Thompson1-1/+6 Convert the dynamic patching for ARM64_WORKAROUND_CLEAN_CACHE over to the newly added alternative assembler macros. Signed-off-by: Daniel Thompson <> Signed-off-by: Will Deacon <> 2015-06-05arm64: alternative: Merge alternative-asm.h into alternative.hMarc Zyngier1-1/+1 asm/alternative-asm.h and asm/alternative.h are extremely similar, and really deserve to live in the same file (as this makes further modufications a bit easier). Fold the content of alternative-asm.h into alternative.h, and update the few users. Acked-by: Will Deacon <> Signed-off-by: Marc Zyngier <> Signed-off-by: Catalin Marinas <> 2015-05-19arm64: kill flush_cache_all()Mark Rutland1-73/+0 The documented semantics of flush_cache_all are not possible to provide for arm64 (short of flushing the entire physical address space by VA), and there are currently no users; KVM uses VA maintenance exclusively, cpu_reset is never called, and the only two users outside of arch code cannot be built for arm64. While cpu_soft_reset and related functions (which call flush_cache_all) were thought to be useful for kexec, their current implementations only serve to mask bugs. For correctness kexec will need to perform maintenance by VA anyway to account for system caches, line migration, and other subtleties of the cache architecture. As the extent of this cache maintenance will be kexec-specific, it should probably live in the kexec code. This patch removes flush_cache_all, and related unused components, preventing further abuse. Signed-off-by: Mark Rutland <> Cc: AKASHI Takahiro <> Cc: Geoff Levand <> Acked-by: Ard Biesheuvel <> Acked-by: Catalin Marinas <> Acked-by: Lorenzo Pieralisi <> Acked-by: Marc Zyngier <> Acked-by: Will Deacon <> Signed-off-by: Catalin Marinas <> 2014-12-01arm64: compat: align cacheflush syscall with arch/armVladimir Murzin1-1/+5 Update handling of cacheflush syscall with changes made in arch/arm counterpart: - return error to userspace when flushing syscall fails - split user cache-flushing into interruptible chunks - don't bother rounding to nearest vma Signed-off-by: Vladimir Murzin <> [will: changed internal return value from -EINTR to 0 to match arch/arm/] Signed-off-by: Will Deacon <> 2014-11-25arm64: add Cortex-A53 cache errata workaroundAndre Przywara1-1/+3 The ARM errata 819472, 826319, 827319 and 824069 define the same workaround for these hardware issues in certain Cortex-A53 parts. Use the new alternatives framework and the CPU MIDR detection to patch "cache clean" into "cache clean and invalidate" instructions if an affected CPU is detected at runtime. Signed-off-by: Andre Przywara <> [will: add __maybe_unused to squash gcc warning] Signed-off-by: Will Deacon <> 2014-05-09arm64: mm: use inner-shareable barriers for inner-shareable maintenanceWill Deacon1-3/+3 In order to ensure ordering and completion of inner-shareable maintenance instructions (cache and TLB) on AArch64, we can use the -ish suffix to the dmb and dsb instructions respectively. This patch updates our low-level cache and tlb maintenance routines to use the inner-shareable barrier variants where appropriate. Acked-by: Catalin Marinas <> Signed-off-by: Will Deacon <> Signed-off-by: Catalin Marinas <> 2014-04-08arm64: Fix DMA range invalidation for cache line unaligned buffersCatalin Marinas1-4/+11 If the buffer needing cache invalidation for inbound DMA does start or end on a cache line aligned address, we need to use the non-destructive clean&invalidate operation. This issue was introduced by commit 7363590d2c46 (arm64: Implement coherent DMA API based on swiotlb). Signed-off-by: Catalin Marinas <> Reported-by: Jon Medhurst (Tixy) <> 2014-04-05arm64: Relax the kernel cache requirements for bootCatalin Marinas1-0/+9 With system caches for the host OS or architected caches for guest OS we cannot easily guarantee that there are no dirty or stale cache lines for the areas of memory written by the kernel during boot with the MMU off (therefore non-cacheable accesses). This patch adds the necessary cache maintenance during boot and relaxes the booting requirements. Signed-off-by: Catalin Marinas <> 2014-03-04arm64: remove unnecessary cache flush at bootMark Rutland1-1/+1 Currently we flush the entire dcache at boot within __cpu_setup, but this is unnecessary as the booting protocol demands that the dcache is invalid and off upon entering the kernel. The presence of the cache flush only serves to hide bugs in bootloaders, and is not safe in the presence of SMP. In an SMP boot scenario the CPUs enter coherency outside of the kernel, and the primary CPU enables its caches before bringing up secondary CPUs. Therefore if any secondary CPU has an entry in its cache (in violation of the boot protocol), the primary CPU might snoop it even if the secondary CPU's cache is disabled. The boot-time cache flush only serves to hide a firmware bug, and slows down a cpu boot unnecessarily. This patch removes the unnecessary boot-time cache flush. Signed-off-by: Mark Rutland <> Acked-by: Will Deacon <> [ make __flush_dcache_all local only] Signed-off-by: Catalin Marinas <> 2014-02-27arm64: Implement coherent DMA API based on swiotlbCatalin Marinas1-0/+78 This patch adds support for DMA API cache maintenance on SoCs without hardware device cache coherency. Signed-off-by: Catalin Marinas <> 2014-01-22arm64: mm: fix the function name in comment of __flush_dcache_areaJingoo Han1-1/+1 Fix the function name of comment of __flush_dcache_area, because __flush_dcache_area is the correct name. Also, the missing variable 'size' is added to the comment. Signed-off-by: Jingoo Han <> Signed-off-by: Catalin Marinas <> 2013-05-14arm64: mm: Fix operands of clz in __flush_dcache_allSukanto Ghosh1-1/+1 The format of the lower 32-bits of the 64-bit operand to 'dc cisw' is unchanged from ARMv7 architecture and the upper bits are RES0. This implies that the 'way' field of the operand of 'dc cisw' occupies the bit-positions [31 .. (32-A)]. Due to the use of 64-bit extended operands to 'clz', the existing implementation of __flush_dcache_all is incorrectly placing the 'way' field in the bit-positions [63 .. (64-A)]. Signed-off-by: Sukanto Ghosh <> Tested-by: Anup Patel <> Signed-off-by: Catalin Marinas <> Cc: 2012-09-17arm64: Cache maintenance routinesCatalin Marinas1-0/+168 The patch adds functionality required for cache maintenance. The AArch64 architecture mandates non-aliasing VIPT or PIPT D-cache and VIPT (may have aliases) or ASID-tagged VIVT I-cache. Cache maintenance operations are automatically broadcast in hardware between CPUs. Signed-off-by: Will Deacon <> Signed-off-by: Catalin Marinas <> Acked-by: Tony Lindgren <> Acked-by: Nicolas Pitre <> Acked-by: Olof Johansson <> Acked-by: Santosh Shilimkar <> Acked-by: Arnd Bergmann <>