summaryrefslogtreecommitdiff
path: root/include/crypto/lrw.h
diff options
context:
space:
mode:
authorElad Raz <eladr@mellanox.com>2017-02-06 13:56:27 +0100
committerDavid S. Miller <davem@davemloft.net>2017-02-06 11:07:21 -0500
commite158e5ef24d191462428ff1be6b5048c0168fd14 (patch)
tree4889a7f4499e43b0dc0ec5b6b440e0f6b411b33f /include/crypto/lrw.h
parentb60a00f9c5f14695991cb77dce7e926623269d88 (diff)
mlxsw: reg: Fix HTGT register length
HTGT register length is limited to 32 bytes and not 256 bytes. Signed-off-by: Elad Raz <eladr@mellanox.com> Signed-off-by: Jiri Pirko <jiri@mellanox.com> Signed-off-by: David S. Miller <davem@davemloft.net>
Diffstat (limited to 'include/crypto/lrw.h')
0 files changed, 0 insertions, 0 deletions
dows runs in legacy P-state mode, where this setting has no effect. Linux' intel_pstate driver does not require ACPI/CPPC to enable HWP, and so it runs in HWP mode, exposing this incorrect BIOS configuration. There are several ways to address this problem. First, Linux can also run in legacy P-state mode on this system. As intel_pstate is how Linux enables HWP, booting with "intel_pstate=disable" will run in acpi-cpufreq/ondemand legacy p-state mode. Or second, the "performance" governor can be used with intel_pstate, which will modify HWP.EPP to 0. Or third, starting in 4.10, the /sys/devices/system/cpu/cpufreq/policy*/energy_performance_preference attribute in can be updated from "balance_power" to "performance". Or fourth, apply this patch, which fixes the erroneous setting of MSR_IA32_POWER_CTL BIT_EE on this model, allowing the default configuration to function as designed. Signed-off-by: Srinivas Pandruvada <srinivas.pandruvada@linux.intel.com> Reviewed-by: Len Brown <len.brown@intel.com> Cc: 4.6+ <stable@vger.kernel.org> # 4.6+ Signed-off-by: Rafael J. Wysocki <rafael.j.wysocki@intel.com>
Diffstat (limited to 'kernel/events/hw_breakpoint.c')