/* * This file is subject to the terms and conditions of the GNU General Public * License. See the file "COPYING" in the main directory of this archive * for more details. * * Copyright (C) 2006 Ralf Baechle * */ #ifndef __ASM_MACH_GENERIC_DMA_COHERENCE_H #define __ASM_MACH_GENERIC_DMA_COHERENCE_H struct device; static inline dma_addr_t plat_map_dma_mem(struct device *dev, void *addr, size_t size) { return virt_to_phys(addr); } static inline dma_addr_t plat_map_dma_mem_page(struct device *dev, struct page *page) { return page_to_phys(page); } static inline unsigned long plat_dma_addr_to_phys(struct device *dev, dma_addr_t dma_addr) { return dma_addr; } static inline void plat_unmap_dma_mem(struct device *dev, dma_addr_t dma_addr, size_t size, enum dma_data_direction direction) { } static inline int plat_dma_supported(struct device *dev, u64 mask) { /* * we fall back to GFP_DMA when the mask isn't all 1s, * so we can't guarantee allocations that must be * within a tighter range than GFP_DMA.. */ if (mask < DMA_BIT_MASK(24)) return 0; return 1; } static inline int plat_device_is_coherent(struct device *dev) { #ifdef CONFIG_DMA_PERDEV_COHERENT return dev->archdata.dma_coherent; #else switch (coherentio) { default: case IO_COHERENCE_DEFAULT: return hw_coherentio; case IO_COHERENCE_ENABLED: return 1; case IO_COHERENCE_DISABLED: return 0; } #endif } #ifndef plat_post_dma_flush static inline void plat_post_dma_flush(struct device *dev) { } #endif #ifdef CONFIG_SWIOTLB static inline dma_addr_t phys_to_dma(struct device *dev, phys_addr_t paddr) { return paddr; } static inline phys_addr_t dma_to_phys(struct device *dev, dma_addr_t daddr) { return daddr; } #endif #endif /* __ASM_MACH_GENERIC_DMA_COHERENCE_H */ orm class='right' method='get' action='/cgit.cgi/linux/net-next.git/log/arch/mips/fw/arc/identify.c'>
path: root/arch/mips/fw/arc/identify.c
AgeCommit message (Expand)AuthorFilesLines