/* * Driver for CPM (SCC/SMC) serial ports * * definitions for cpm2 * */ #ifndef CPM_UART_CPM2_H #define CPM_UART_CPM2_H #include static inline void cpm_set_brg(int brg, int baud) { cpm_setbrg(brg, baud); } static inline void cpm_set_scc_fcr(scc_uart_t __iomem *sup) { out_8(&sup->scc_genscc.scc_rfcr, CPMFCR_GBL | CPMFCR_EB); out_8(&sup->scc_genscc.scc_tfcr, CPMFCR_GBL | CPMFCR_EB); } static inline void cpm_set_smc_fcr(smc_uart_t __iomem *up) { out_8(&up->smc_rfcr, CPMFCR_GBL | CPMFCR_EB); out_8(&up->smc_tfcr, CPMFCR_GBL | CPMFCR_EB); } #define DPRAM_BASE ((u8 __iomem __force *)cpm_dpram_addr(0)) #endif >
summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorJerome Brunet <jbrunet@baylibre.com>2017-01-20 08:20:24 -0800
committerArnd Bergmann <arnd@arndb.de>2017-01-27 16:46:42 +0100
commitfeb3cbea0946c67060e2d5bcb7499b0a6f6700fe (patch)
tree4789978854a7fd97de08f4b77f220bcd9278417b /sound/firewire/tascam/amdtp-tascam.c
parent7a308bb3016f57e5be11a677d15b821536419d36 (diff)
ARM64: dts: meson-gxbb-odroidc2: fix GbE tx link breakage
OdroidC2 GbE link breaks under heavy tx transfer. This happens even if the MAC does not enable Energy Efficient Ethernet (No Low Power state Idle on the Tx path). The problem seems to come from the phy Rx path, entering the LPI state. Disabling EEE advertisement on the phy prevent this feature to be negociated with the link partner and solve the issue. Signed-off-by: Jerome Brunet <jbrunet@baylibre.com> Signed-off-by: Kevin Hilman <khilman@baylibre.com> Signed-off-by: Arnd Bergmann <arnd@arndb.de>
Diffstat (limited to 'sound/firewire/tascam/amdtp-tascam.c')