/* * Copyright (c) 2012 Netapp, Inc. All rights reserved. */ #include #include #include "internal.h" #include "nfs3_fs.h" #include "nfs.h" struct nfs_subversion nfs_v3 = { .owner = THIS_MODULE, .nfs_fs = &nfs_fs_type, .rpc_vers = &nfs_version3, .rpc_ops = &nfs_v3_clientops, .sops = &nfs_sops, #ifdef CONFIG_NFS_V3_ACL .xattr = nfs3_xattr_handlers, #endif }; static int __init init_nfs_v3(void) { register_nfs_version(&nfs_v3); return 0; } static void __exit exit_nfs_v3(void) { unregister_nfs_version(&nfs_v3); } MODULE_LICENSE("GPL"); module_init(init_nfs_v3); module_exit(exit_nfs_v3); epository'/>
summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorGiovanni Cabiddu <giovanni.cabiddu@intel.com>2016-12-22 15:00:12 +0000
committerHerbert Xu <herbert@gondor.apana.org.au>2017-02-02 21:54:52 +0800
commit3484ecbe0e9deb94afb0b9b6172d77e98eb72b94 (patch)
tree4d4be0d20d4946c51ef47a882d78c9934a219c0e /tools/perf/pmu-events/arch/x86/bonnell/virtual-memory.json
parent11e3b725cfc282efe9d4a354153e99d86a16af08 (diff)
crypto: qat - fix bar discovery for c62x
Some accelerators of the c62x series have only two bars. This patch skips BAR0 if the accelerator does not have it. Cc: <stable@vger.kernel.org> Signed-off-by: Giovanni Cabiddu <giovanni.cabiddu@intel.com> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
Diffstat (limited to 'tools/perf/pmu-events/arch/x86/bonnell/virtual-memory.json')