#ifndef _CRYPTO_MD5_H #define _CRYPTO_MD5_H #include #define MD5_DIGEST_SIZE 16 #define MD5_HMAC_BLOCK_SIZE 64 #define MD5_BLOCK_WORDS 16 #define MD5_HASH_WORDS 4 #define MD5_H0 0x67452301UL #define MD5_H1 0xefcdab89UL #define MD5_H2 0x98badcfeUL #define MD5_H3 0x10325476UL extern const u8 md5_zero_message_hash[MD5_DIGEST_SIZE]; struct md5_state { u32 hash[MD5_HASH_WORDS]; u32 block[MD5_BLOCK_WORDS]; u64 byte_count; }; #endif y'/>
summaryrefslogtreecommitdiff
path: root/include/drm/gma_drm.h
option value='0' selected='selected'>include
AgeCommit message (Expand)AuthorFilesLines
mode:
authorLey Foon Tan <lftan@altera.com>2016-08-26 09:47:25 +0800
committerBjorn Helgaas <bhelgaas@google.com>2016-09-12 16:49:13 -0500
commitce4f1c7ad490aa7129bde5632d6e53943f8a866c (patch)
tree983786b7b3a1a332c0d20497f5cb23ff07ba10f0 /Documentation
parent31fc0ad47e2e0b8417616aa0f1ddcc67edf1e109 (diff)
PCI: altera: Move retrain from fixup to altera_pcie_host_init()
Previously we used a PCI early fixup to initiate a link retrain on Altera devices. But Altera PCIe IP can be configured as either a Root Port or an Endpoint, and they might have same vendor ID, so the fixup would be run for both. We only want to initiate a link retrain for Altera Root Port devices, not for Endpoints, so move the link retrain functionality from the fixup to altera_pcie_host_init(). [bhelgaas: changelog] Signed-off-by: Ley Foon Tan <lftan@altera.com> Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
Diffstat (limited to 'Documentation')
ss='commit-subject'>net: phy: Add LED mode driver for Microsemi PHYs.
LED Mode: Microsemi PHY support 2 LEDs (LED[0] and LED[1]) to display different status information that can be selected by setting LED mode. LED Mode parameter (vsc8531, led-0-mode) and (vsc8531, led-1-mode) get from Device Tree. Signed-off-by: Raju Lakkaraju <Raju.Lakkaraju@microsemi.com> Signed-off-by: David S. Miller <davem@davemloft.net>
Diffstat (limited to 'include/scsi/scsicam.h')