/* * Copyright (C) 2009 Francisco Jerez. * All Rights Reserved. * * Permission is hereby granted, free of charge, to any person obtaining * a copy of this software and associated documentation files (the * "Software"), to deal in the Software without restriction, including * without limitation the rights to use, copy, modify, merge, publish, * distribute, sublicense, and/or sell copies of the Software, and to * permit persons to whom the Software is furnished to do so, subject to * the following conditions: * * The above copyright notice and this permission notice (including the * next paragraph) shall be included in all copies or substantial * portions of the Software. * * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. * IN NO EVENT SHALL THE COPYRIGHT OWNER(S) AND/OR ITS SUPPLIERS BE * LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION * OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION * WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE. * */ #ifndef __DRM_I2C_CH7006_H__ #define __DRM_I2C_CH7006_H__ /** * struct ch7006_encoder_params * * Describes how the ch7006 is wired up with the GPU. It should be * used as the @params parameter of its @set_config method. * * See "http://www.chrontel.com/pdf/7006.pdf" for their precise * meaning. */ struct ch7006_encoder_params { enum { CH7006_FORMAT_RGB16 = 0, CH7006_FORMAT_YCrCb24m16, CH7006_FORMAT_RGB24m16, CH7006_FORMAT_RGB15, CH7006_FORMAT_RGB24m12C, CH7006_FORMAT_RGB24m12I, CH7006_FORMAT_RGB24m8, CH7006_FORMAT_RGB16m8, CH7006_FORMAT_RGB15m8, CH7006_FORMAT_YCrCb24m8, } input_format; enum { CH7006_CLOCK_SLAVE = 0, CH7006_CLOCK_MASTER, } clock_mode; enum { CH7006_CLOCK_EDGE_NEG = 0, CH7006_CLOCK_EDGE_POS, } clock_edge; int xcm, pcm; enum { CH7006_SYNC_SLAVE = 0, CH7006_SYNC_MASTER, } sync_direction; enum { CH7006_SYNC_SEPARATED = 0, CH7006_SYNC_EMBEDDED, } sync_encoding; enum { CH7006_POUT_1_8V = 0, CH7006_POUT_3_3V, } pout_level; enum { CH7006_ACTIVE_HSYNC = 0, CH7006_ACTIVE_DSTART, } active_detect; }; #endif >
path: root/include/net/sock.h
diff options
context:
space:
mode:
authorLinus Torvalds <torvalds@linux-foundation.org>2016-12-11 10:17:39 -0800
committerLinus Torvalds <torvalds@linux-foundation.org>2016-12-11 10:17:39 -0800
commit2e4333c14de06a333783d6812cf3c4998f78b0c8 (patch)
tree368428514d70f34f2261c7f954f241f886d6bb51 /include/net/sock.h
parent045169816b31b10faed984b01c390db1b32ee4c1 (diff)
parentba735155b9647b6167fd50276ca0fbfbce4e836c (diff)
Merge branch 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linus
Pull MIPS fixes from Ralf Baechle: "Two more MIPS fixes for 4.9: - RTC: Return -ENODEV so an external RTC will be tried - Fix mask of GPE frequency These two have been tested on Imagination's automated test system and also both received positive reviews on the linux-mips mailing list" * 'upstream' of git://git.linux-mips.org/pub/scm/ralf/upstream-linus: MIPS: Lantiq: Fix mask of GPE frequency MIPS: Return -ENODEV from weak implementation of rtc_mips_set_time
Diffstat (limited to 'include/net/sock.h')