/* * Copyright (c) 2013 Samsung Electronics Co., Ltd. * Author: Andrzej Hajda * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License version 2 as * published by the Free Software Foundation. * * Device Tree binding constants for Exynos5250 clock controller. */ #ifndef _DT_BINDINGS_CLOCK_EXYNOS_5250_H #define _DT_BINDINGS_CLOCK_EXYNOS_5250_H /* core clocks */ #define CLK_FIN_PLL 1 #define CLK_FOUT_APLL 2 #define CLK_FOUT_MPLL 3 #define CLK_FOUT_BPLL 4 #define CLK_FOUT_GPLL 5 #define CLK_FOUT_CPLL 6 #define CLK_FOUT_EPLL 7 #define CLK_FOUT_VPLL 8 #define CLK_ARM_CLK 9 /* gate for special clocks (sclk) */ #define CLK_SCLK_CAM_BAYER 128 #define CLK_SCLK_CAM0 129 #define CLK_SCLK_CAM1 130 #define CLK_SCLK_GSCL_WA 131 #define CLK_SCLK_GSCL_WB 132 #define CLK_SCLK_FIMD1 133 #define CLK_SCLK_MIPI1 134 #define CLK_SCLK_DP 135 #define CLK_SCLK_HDMI 136 #define CLK_SCLK_PIXEL 137 #define CLK_SCLK_AUDIO0 138 #define CLK_SCLK_MMC0 139 #define CLK_SCLK_MMC1 140 #define CLK_SCLK_MMC2 141 #define CLK_SCLK_MMC3 142 #define CLK_SCLK_SATA 143 #define CLK_SCLK_USB3 144 #define CLK_SCLK_JPEG 145 #define CLK_SCLK_UART0 146 #define CLK_SCLK_UART1 147 #define CLK_SCLK_UART2 148 #define CLK_SCLK_UART3 149 #define CLK_SCLK_PWM 150 #define CLK_SCLK_AUDIO1 151 #define CLK_SCLK_AUDIO2 152 #define CLK_SCLK_SPDIF 153 #define CLK_SCLK_SPI0 154 #define CLK_SCLK_SPI1 155 #define CLK_SCLK_SPI2 156 #define CLK_DIV_I2S1 157 #define CLK_DIV_I2S2 158 #define CLK_SCLK_HDMIPHY 159 #define CLK_DIV_PCM0 160 /* gate clocks */ #define CLK_GSCL0 256 #define CLK_GSCL1 257 #define CLK_GSCL2 258 #define CLK_GSCL3 259 #define CLK_GSCL_WA 260 #define CLK_GSCL_WB 261 #define CLK_SMMU_GSCL0 262 #define CLK_SMMU_GSCL1 263 #define CLK_SMMU_GSCL2 264 #define CLK_SMMU_GSCL3 265 #define CLK_MFC 266 #define CLK_SMMU_MFCL 267 #define CLK_SMMU_MFCR 268 #define CLK_ROTATOR 269 #define CLK_JPEG 270 #define CLK_MDMA1 271 #define CLK_SMMU_ROTATOR 272 #define CLK_SMMU_JPEG 273 #define CLK_SMMU_MDMA1 274 #define CLK_PDMA0 275 #define CLK_PDMA1 276 #define CLK_SATA 277 #define CLK_USBOTG 278 #define CLK_MIPI_HSI 279 #define CLK_SDMMC0 280 #define CLK_SDMMC1 281 #define CLK_SDMMC2 282 #define CLK_SDMMC3 283 #define CLK_SROMC 284 #define CLK_USB2 285 #define CLK_USB3 286 #define CLK_SATA_PHYCTRL 287 #define CLK_SATA_PHYI2C 288 #define CLK_UART0 289 #define CLK_UART1 290 #define CLK_UART2 291 #define CLK_UART3 292 #define CLK_UART4 293 #define CLK_I2C0 294 #define CLK_I2C1 295 #define CLK_I2C2 296 #define CLK_I2C3 297 #define CLK_I2C4 298 #define CLK_I2C5 299 #define CLK_I2C6 300 #define CLK_I2C7 301 #define CLK_I2C_HDMI 302 #define CLK_ADC 303 #define CLK_SPI0 304 #define CLK_SPI1 305 #define CLK_SPI2 306 #define CLK_I2S1 307 #define CLK_I2S2 308 #define CLK_PCM1 309 #define CLK_PCM2 310 #define CLK_PWM 311 #define CLK_SPDIF 312 #define CLK_AC97 313 #define CLK_HSI2C0 314 #define CLK_HSI2C1 315 #define CLK_HSI2C2 316 #define CLK_HSI2C3 317 #define CLK_CHIPID 318 #define CLK_SYSREG 319 #define CLK_PMU 320 #define CLK_CMU_TOP 321 #define CLK_CMU_CORE 322 #define CLK_CMU_MEM 323 #define CLK_TZPC0 324 #define CLK_TZPC1 325 #define CLK_TZPC2 326 #define CLK_TZPC3 327 #define CLK_TZPC4 328 #define CLK_TZPC5 329 #define CLK_TZPC6 330 #define CLK_TZPC7 331 #define CLK_TZPC8 332 #define CLK_TZPC9 333 #define CLK_HDMI_CEC 334 #define CLK_MCT 335 #define CLK_WDT 336 #define CLK_RTC 337 #define CLK_TMU 338 #define CLK_FIMD1 339 #define CLK_MIE1 340 #define CLK_DSIM0 341 #define CLK_DP 342 #define CLK_MIXER 343 #define CLK_HDMI 344 #define CLK_G2D 345 #define CLK_MDMA0 346 #define CLK_SMMU_MDMA0 347 #define CLK_SSS 348 #define CLK_G3D 349 #define CLK_SMMU_TV 350 #define CLK_SMMU_FIMD1 351 #define CLK_SMMU_2D 352 #define CLK_SMMU_FIMC_ISP 353 #define CLK_SMMU_FIMC_DRC 354 #define CLK_SMMU_FIMC_SCC 355 #define CLK_SMMU_FIMC_SCP 356 #define CLK_SMMU_FIMC_FD 357 #define CLK_SMMU_FIMC_MCU 358 #define CLK_SMMU_FIMC_ODC 359 #define CLK_SMMU_FIMC_DIS0 360 #define CLK_SMMU_FIMC_DIS1 361 #define CLK_SMMU_FIMC_3DNR 362 #define CLK_SMMU_FIMC_LITE0 363 #define CLK_SMMU_FIMC_LITE1 364 #define CLK_CAMIF_TOP 365 /* mux clocks */ #define CLK_MOUT_HDMI 1024 #define CLK_MOUT_GPLL 1025 #define CLK_MOUT_ACLK200_DISP1_SUB 1026 #define CLK_MOUT_ACLK300_DISP1_SUB 1027 /* must be greater than maximal clock id */ #define CLK_NR_CLKS 1028 #endif /* _DT_BINDINGS_CLOCK_EXYNOS_5250_H */ h=nds-private-remove&id=4f23f206ddce85a92b1acdebe0f4e9ed01b1d3f4'>logplain -rw-r--r--ath79-clk.h479logplain -rw-r--r--axis,artpec6-clkctrl.h1112logplain -rw-r--r--bcm-cygnus.h3135logplain -rw-r--r--bcm-ns2.h2915logplain -rw-r--r--bcm-nsp.h2148logplain -rw-r--r--bcm21664.h1984logplain -rw-r--r--bcm281xx.h2456logplain -rw-r--r--bcm2835-aux.h635logplain -rw-r--r--bcm2835.h1962logplain -rw-r--r--berlin2.h1034logplain -rw-r--r--berlin2q.h695logplain -rw-r--r--clps711x-clock.h718logplain -rw-r--r--efm32-cmu.h1112logplain -rw-r--r--exynos-audss-clk.h597logplain -rw-r--r--exynos3250.h9083logplain -rw-r--r--exynos4.h8284logplain -rw-r--r--exynos4415.h9828logplain -rw-r--r--exynos5250.h4616logplain -rw-r--r--exynos5260-clk.h14876logplain -rw-r--r--exynos5410.h1689logplain -rw-r--r--exynos5420.h6857logplain -rw-r--r--exynos5433.h45372logplain -rw-r--r--exynos5440.h1141logplain -rw-r--r--exynos7-clk.h5281logplain -rw-r--r--gxbb-aoclkc.h2866logplain -rw-r--r--gxbb-clkc.h592logplain -rw-r--r--hi3516cv300-clock.h1668logplain -rw-r--r--hi3519-clock.h1328logplain -rw-r--r--hi3620-clock.h4496logplain -rw-r--r--hi6220-clock.h4508logplain -rw-r--r--hip04-clock.h1137logplain -rw-r--r--histb-clock.h2012logplain -rw-r--r--hix5hd2-clock.h2415logplain -rw-r--r--imx1-clock.h1055logplain -rw-r--r--imx21-clock.h2461logplain -rw-r--r--imx27-clock.h3494logplain -rw-r--r--imx5-clock.h7212logplain -rw-r--r--imx6qdl-clock.h9593logplain -rw-r--r--imx6sl-clock.h5849logplain -rw-r--r--imx6sx-clock.h9099logplain -rw-r--r--imx6ul-clock.h8203logplain -rw-r--r--imx7d-clock.h15974logplain -rw-r--r--jz4740-cgu.h1028logplain -rw-r--r--jz4780-cgu.h2470logplain -rw-r--r--lpc18xx-ccu.h2134logplain -rw-r--r--lpc18xx-cgu.h1142logplain -rw-r--r--lpc32xx-clock.h1633logplain -rw-r--r--lsi,axm5516-clks.h974logplain -rw-r--r--marvell,mmp2.h2022logplain -rw-r--r--marvell,pxa168.h1654logplain -rw-r--r--marvell,pxa1928.h1535logplain -rw-r--r--marvell,pxa910.h1598logplain -rw-r--r--maxim,max77620.h632logplain -rw-r--r--maxim,max77686.h648logplain -rw-r--r--maxim,max77802.h630logplain -rw-r--r--meson8b-clkc.h523logplain -rw-r--r--microchip,pic32-clock.h1150logplain -rw-r--r--mpc512x-clock.h2236logplain -rw-r--r--mt2701-clk.h13832logplain -rw-r--r--mt8135-clk.h5641logplain -rw-r--r--mt8173-clk.h9293logplain -rw-r--r--oxsemi,ox810se.h1002logplain -rw-r--r--oxsemi,ox820.h1203logplain -rw-r--r--pistachio-clk.h4863logplain -rw-r--r--pxa-clock.h1715logplain -rw-r--r--qcom,gcc-apq8084.h12872logplain -rw-r--r--qcom,gcc-ipq4019.h5423logplain -rw-r--r--qcom,gcc-ipq806x.h8574logplain -rw-r--r--qcom,gcc-mdm9615.h9497logplain -rw-r--r--qcom,gcc-msm8660.h7932logplain -rw-r--r--qcom,gcc-msm8916.h6190logplain -rw-r--r--qcom,gcc-msm8960.h9342logplain -rw-r--r--qcom,gcc-msm8974.h12340logplain -rw-r--r--qcom,gcc-msm8994.h4858logplain -rw-r--r--qcom,gcc-msm8996.h12575logplain -rw-r--r--qcom,lcc-ipq806x.h899logplain -rw-r--r--qcom,lcc-mdm9615.h1701logplain -rw-r--r--qcom,lcc-msm8960.h1616logplain -rw-r--r--qcom,mmcc-apq8084.h5722logplain -rw-r--r--qcom,mmcc-msm8960.h4109logplain -rw-r--r--qcom,mmcc-msm8974.h5223logplain -rw-r--r--qcom,mmcc-msm8996.h9403logplain -rw-r--r--qcom,rpmcc.h2101logplain -rw-r--r--r7s72100-clock.h1218logplain -rw-r--r--r8a73a4-clock.h1596logplain -rw-r--r--r8a7740-clock.h1992logplain -rw-r--r--r8a7743-cpg-mssr.h1269logplain -rw-r--r--r8a7745-cpg-mssr.h1298logplain -rw-r--r--r8a7778-clock.h1855logplain -rw-r--r--r8a7779-clock.h1647logplain -rw-r--r--r8a7790-clock.h4367logplain -rw-r--r--r8a7791-clock.h4388logplain -rw-r--r--r8a7792-clock.h2562logplain -rw-r--r--r8a7793-clock.h4561logplain -rw-r--r--r8a7794-clock.h3679logplain -rw-r--r--r8a7795-cpg-mssr.h1890logplain -rw-r--r--r8a7796-cpg-mssr.h2066logplain -rw-r--r--renesas-cpg-mssr.h542logplain -rw-r--r--rk1108-cru.h6605logplain -rw-r--r--rk3036-cru.h4584logplain -rw-r--r--rk3066a-cru.h1068logplain -rw-r--r--rk3188-cru-common.h6105logplain -rw-r--r--rk3188-cru.h1435logplain