/* * Copyright (c) 2012-2013 Hisilicon Limited. * Copyright (c) 2012-2013 Linaro Limited. * * Author: Haojian Zhuang * Xin Li * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License as published by * the Free Software Foundation; either version 2 of the License, or * (at your option) any later version. * * This program is distributed in the hope that it will be useful, * but WITHOUT ANY WARRANTY; without even the implied warranty of * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the * GNU General Public License for more details. * * You should have received a copy of the GNU General Public License along * with this program; if not, write to the Free Software Foundation, Inc., * 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA. * */ #ifndef __DTS_HI3620_CLOCK_H #define __DTS_HI3620_CLOCK_H #define HI3620_NONE_CLOCK 0 /* fixed rate & fixed factor clocks */ #define HI3620_OSC32K 1 #define HI3620_OSC26M 2 #define HI3620_PCLK 3 #define HI3620_PLL_ARM0 4 #define HI3620_PLL_ARM1 5 #define HI3620_PLL_PERI 6 #define HI3620_PLL_USB 7 #define HI3620_PLL_HDMI 8 #define HI3620_PLL_GPU 9 #define HI3620_RCLK_TCXO 10 #define HI3620_RCLK_CFGAXI 11 #define HI3620_RCLK_PICO 12 /* mux clocks */ #define HI3620_TIMER0_MUX 32 #define HI3620_TIMER1_MUX 33 #define HI3620_TIMER2_MUX 34 #define HI3620_TIMER3_MUX 35 #define HI3620_TIMER4_MUX 36 #define HI3620_TIMER5_MUX 37 #define HI3620_TIMER6_MUX 38 #define HI3620_TIMER7_MUX 39 #define HI3620_TIMER8_MUX 40 #define HI3620_TIMER9_MUX 41 #define HI3620_UART0_MUX 42 #define HI3620_UART1_MUX 43 #define HI3620_UART2_MUX 44 #define HI3620_UART3_MUX 45 #define HI3620_UART4_MUX 46 #define HI3620_SPI0_MUX 47 #define HI3620_SPI1_MUX 48 #define HI3620_SPI2_MUX 49 #define HI3620_SAXI_MUX 50 #define HI3620_PWM0_MUX 51 #define HI3620_PWM1_MUX 52 #define HI3620_SD_MUX 53 #define HI3620_MMC1_MUX 54 #define HI3620_MMC1_MUX2 55 #define HI3620_G2D_MUX 56 #define HI3620_VENC_MUX 57 #define HI3620_VDEC_MUX 58 #define HI3620_VPP_MUX 59 #define HI3620_EDC0_MUX 60 #define HI3620_LDI0_MUX 61 #define HI3620_EDC1_MUX 62 #define HI3620_LDI1_MUX 63 #define HI3620_RCLK_HSIC 64 #define HI3620_MMC2_MUX 65 #define HI3620_MMC3_MUX 66 /* divider clocks */ #define HI3620_SHAREAXI_DIV 128 #define HI3620_CFGAXI_DIV 129 #define HI3620_SD_DIV 130 #define HI3620_MMC1_DIV 131 #define HI3620_HSIC_DIV 132 #define HI3620_MMC2_DIV 133 #define HI3620_MMC3_DIV 134 /* gate clocks */ #define HI3620_TIMERCLK01 160 #define HI3620_TIMER_RCLK01 161 #define HI3620_TIMERCLK23 162 #define HI3620_TIMER_RCLK23 163 #define HI3620_TIMERCLK45 164 #define HI3620_TIMERCLK67 165 #define HI3620_TIMERCLK89 166 #define HI3620_RTCCLK 167 #define HI3620_KPC_CLK 168 #define HI3620_GPIOCLK0 169 #define HI3620_GPIOCLK1 170 #define HI3620_GPIOCLK2 171 #define HI3620_GPIOCLK3 172 #define HI3620_GPIOCLK4 173 #define HI3620_GPIOCLK5 174 #define HI3620_GPIOCLK6 175 #define HI3620_GPIOCLK7 176 #define HI3620_GPIOCLK8 177 #define HI3620_GPIOCLK9 178 #define HI3620_GPIOCLK10 179 #define HI3620_GPIOCLK11 180 #define HI3620_GPIOCLK12 181 #define HI3620_GPIOCLK13 182 #define HI3620_GPIOCLK14 183 #define HI3620_GPIOCLK15 184 #define HI3620_GPIOCLK16 185 #define HI3620_GPIOCLK17 186 #define HI3620_GPIOCLK18 187 #define HI3620_GPIOCLK19 188 #define HI3620_GPIOCLK20 189 #define HI3620_GPIOCLK21 190 #define HI3620_DPHY0_CLK 191 #define HI3620_DPHY1_CLK 192 #define HI3620_DPHY2_CLK 193 #define HI3620_USBPHY_CLK 194 #define HI3620_ACP_CLK 195 #define HI3620_PWMCLK0 196 #define HI3620_PWMCLK1 197 #define HI3620_UARTCLK0 198 #define HI3620_UARTCLK1 199 #define HI3620_UARTCLK2 200 #define HI3620_UARTCLK3 201 #define HI3620_UARTCLK4 202 #define HI3620_SPICLK0 203 #define HI3620_SPICLK1 204 #define HI3620_SPICLK2 205 #define HI3620_I2CCLK0 206 #define HI3620_I2CCLK1 207 #define HI3620_I2CCLK2 208 #define HI3620_I2CCLK3 209 #define HI3620_SCI_CLK 210 #define HI3620_DDRC_PER_CLK 211 #define HI3620_DMAC_CLK 212 #define HI3620_USB2DVC_CLK 213 #define HI3620_SD_CLK 214 #define HI3620_MMC_CLK1 215 #define HI3620_MMC_CLK2 216 #define HI3620_MMC_CLK3 217 #define HI3620_MCU_CLK 218 #define HI3620_SD_CIUCLK 0 #define HI3620_MMC_CIUCLK1 1 #define HI3620_MMC_CIUCLK2 2 #define HI3620_MMC_CIUCLK3 3 #define HI3620_NR_CLKS 219 #endif /* __DTS_HI3620_CLOCK_H */ ass='ls-size'>751logplain -rw-r--r--ath79-clk.h479logplain -rw-r--r--axis,artpec6-clkctrl.h1112logplain -rw-r--r--bcm-cygnus.h3135logplain -rw-r--r--bcm-ns2.h2915logplain -rw-r--r--bcm-nsp.h2148logplain -rw-r--r--bcm21664.h1984logplain -rw-r--r--bcm281xx.h2456logplain -rw-r--r--bcm2835-aux.h635logplain -rw-r--r--bcm2835.h1962logplain -rw-r--r--berlin2.h1034logplain -rw-r--r--berlin2q.h695logplain -rw-r--r--clps711x-clock.h718logplain -rw-r--r--efm32-cmu.h1112logplain -rw-r--r--exynos-audss-clk.h597logplain -rw-r--r--exynos3250.h9083logplain -rw-r--r--exynos4.h8284logplain -rw-r--r--exynos4415.h9828logplain -rw-r--r--exynos5250.h4616logplain -rw-r--r--exynos5260-clk.h14876logplain -rw-r--r--exynos5410.h1689logplain -rw-r--r--exynos5420.h6857logplain -rw-r--r--exynos5433.h45372logplain -rw-r--r--exynos5440.h1141logplain -rw-r--r--exynos7-clk.h5281logplain -rw-r--r--gxbb-aoclkc.h2866logplain -rw-r--r--gxbb-clkc.h592logplain -rw-r--r--hi3516cv300-clock.h1668logplain -rw-r--r--hi3519-clock.h1328logplain -rw-r--r--hi3620-clock.h4496logplain -rw-r--r--hi6220-clock.h4508logplain -rw-r--r--hip04-clock.h1137logplain -rw-r--r--histb-clock.h2012logplain -rw-r--r--hix5hd2-clock.h2415logplain -rw-r--r--imx1-clock.h1055logplain -rw-r--r--imx21-clock.h2461logplain -rw-r--r--imx27-clock.h3494logplain -rw-r--r--imx5-clock.h7212logplain -rw-r--r--imx6qdl-clock.h9593logplain -rw-r--r--imx6sl-clock.h5849logplain -rw-r--r--imx6sx-clock.h9099logplain -rw-r--r--imx6ul-clock.h8203logplain -rw-r--r--imx7d-clock.h15974logplain -rw-r--r--jz4740-cgu.h1028logplain -rw-r--r--jz4780-cgu.h2470logplain -rw-r--r--lpc18xx-ccu.h2134logplain -rw-r--r--lpc18xx-cgu.h1142logplain -rw-r--r--lpc32xx-clock.h1633logplain -rw-r--r--lsi,axm5516-clks.h974logplain -rw-r--r--marvell,mmp2.h2022logplain -rw-r--r--marvell,pxa168.h1654logplain -rw-r--r--marvell,pxa1928.h1535logplain -rw-r--r--marvell,pxa910.h1598logplain -rw-r--r--maxim,max77620.h632logplain -rw-r--r--maxim,max77686.h648logplain -rw-r--r--maxim,max77802.h630logplain -rw-r--r--meson8b-clkc.h523logplain -rw-r--r--microchip,pic32-clock.h1150logplain -rw-r--r--mpc512x-clock.h2236logplain -rw-r--r--mt2701-clk.h13832logplain -rw-r--r--mt8135-clk.h5641logplain -rw-r--r--mt8173-clk.h9293logplain -rw-r--r--oxsemi,ox810se.h1002logplain -rw-r--r--oxsemi,ox820.h1203logplain -rw-r--r--pistachio-clk.h4863logplain -rw-r--r--pxa-clock.h1715logplain -rw-r--r--qcom,gcc-apq8084.h12872logplain -rw-r--r--qcom,gcc-ipq4019.h5423logplain -rw-r--r--qcom,gcc-ipq806x.h8574logplain -rw-r--r--qcom,gcc-mdm9615.h9497logplain -rw-r--r--qcom,gcc-msm8660.h7932logplain -rw-r--r--qcom,gcc-msm8916.h6190logplain -rw-r--r--qcom,gcc-msm8960.h9342logplain -rw-r--r--qcom,gcc-msm8974.h12340logplain -rw-r--r--qcom,gcc-msm8994.h4858logplain -rw-r--r--qcom,gcc-msm8996.h12575logplain -rw-r--r--qcom,lcc-ipq806x.h899logplain -rw-r--r--qcom,lcc-mdm9615.h1701logplain -rw-r--r--qcom,lcc-msm8960.h1616logplain -rw-r--r--qcom,mmcc-apq8084.h5722logplain -rw-r--r--qcom,mmcc-msm8960.h4109logplain -rw-r--r--qcom,mmcc-msm8974.h5223logplain -rw-r--r--qcom,mmcc-msm8996.h9403logplain -rw-r--r--qcom,rpmcc.h2101logplain -rw-r--r--r7s72100-clock.h1218logplain -rw-r--r--r8a73a4-clock.h1596logplain -rw-r--r--r8a7740-clock.h1992logplain -rw-r--r--r8a7743-cpg-mssr.h1269logplain -rw-r--r--r8a7745-cpg-mssr.h1298logplain -rw-r--r--r8a7778-clock.h1855logplain -rw-r--r--r8a7779-clock.h1647logplain -rw-r--r--r8a7790-clock.h4367logplain -rw-r--r--r8a7791-clock.h4388logplain -rw-r--r--r8a7792-clock.h2562logplain -rw-r--r--r8a7793-clock.h4561logplain -rw-r--r--r8a7794-clock.h3679logplain -rw-r--r--r8a7795-cpg-mssr.h1890logplain -rw-r--r--r8a7796-cpg-mssr.h2066logplain -rw-r--r--renesas-cpg-mssr.h542logplain -rw-r--r--rk1108-cru.h6605logplain -rw-r--r--rk3036-cru.h4584logplain -rw-r--r--rk3066a-cru.h1068logplain -rw-r--r--rk3188-cru-common.h6105logplain -rw-r--r--rk3188-cru.h1435logplain