/* * Copyright (C) 2014 Alexander Shiyan * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License version 2 as * published by the Free Software Foundation. * */ #ifndef __DT_BINDINGS_CLOCK_IMX21_H #define __DT_BINDINGS_CLOCK_IMX21_H #define IMX21_CLK_DUMMY 0 #define IMX21_CLK_CKIL 1 #define IMX21_CLK_CKIH 2 #define IMX21_CLK_FPM 3 #define IMX21_CLK_CKIH_DIV1P5 4 #define IMX21_CLK_MPLL_GATE 5 #define IMX21_CLK_SPLL_GATE 6 #define IMX21_CLK_FPM_GATE 7 #define IMX21_CLK_CKIH_GATE 8 #define IMX21_CLK_MPLL_OSC_SEL 9 #define IMX21_CLK_IPG 10 #define IMX21_CLK_HCLK 11 #define IMX21_CLK_MPLL_SEL 12 #define IMX21_CLK_SPLL_SEL 13 #define IMX21_CLK_SSI1_SEL 14 #define IMX21_CLK_SSI2_SEL 15 #define IMX21_CLK_USB_DIV 16 #define IMX21_CLK_FCLK 17 #define IMX21_CLK_MPLL 18 #define IMX21_CLK_SPLL 19 #define IMX21_CLK_NFC_DIV 20 #define IMX21_CLK_SSI1_DIV 21 #define IMX21_CLK_SSI2_DIV 22 #define IMX21_CLK_PER1 23 #define IMX21_CLK_PER2 24 #define IMX21_CLK_PER3 25 #define IMX21_CLK_PER4 26 #define IMX21_CLK_UART1_IPG_GATE 27 #define IMX21_CLK_UART2_IPG_GATE 28 #define IMX21_CLK_UART3_IPG_GATE 29 #define IMX21_CLK_UART4_IPG_GATE 30 #define IMX21_CLK_CSPI1_IPG_GATE 31 #define IMX21_CLK_CSPI2_IPG_GATE 32 #define IMX21_CLK_SSI1_GATE 33 #define IMX21_CLK_SSI2_GATE 34 #define IMX21_CLK_SDHC1_IPG_GATE 35 #define IMX21_CLK_SDHC2_IPG_GATE 36 #define IMX21_CLK_GPIO_GATE 37 #define IMX21_CLK_I2C_GATE 38 #define IMX21_CLK_DMA_GATE 39 #define IMX21_CLK_USB_GATE 40 #define IMX21_CLK_EMMA_GATE 41 #define IMX21_CLK_SSI2_BAUD_GATE 42 #define IMX21_CLK_SSI1_BAUD_GATE 43 #define IMX21_CLK_LCDC_IPG_GATE 44 #define IMX21_CLK_NFC_GATE 45 #define IMX21_CLK_LCDC_HCLK_GATE 46 #define IMX21_CLK_PER4_GATE 47 #define IMX21_CLK_BMI_GATE 48 #define IMX21_CLK_USB_HCLK_GATE 49 #define IMX21_CLK_SLCDC_GATE 50 #define IMX21_CLK_SLCDC_HCLK_GATE 51 #define IMX21_CLK_EMMA_HCLK_GATE 52 #define IMX21_CLK_BROM_GATE 53 #define IMX21_CLK_DMA_HCLK_GATE 54 #define IMX21_CLK_CSI_HCLK_GATE 55 #define IMX21_CLK_CSPI3_IPG_GATE 56 #define IMX21_CLK_WDOG_GATE 57 #define IMX21_CLK_GPT1_IPG_GATE 58 #define IMX21_CLK_GPT2_IPG_GATE 59 #define IMX21_CLK_GPT3_IPG_GATE 60 #define IMX21_CLK_PWM_IPG_GATE 61 #define IMX21_CLK_RTC_GATE 62 #define IMX21_CLK_KPP_GATE 63 #define IMX21_CLK_OWIRE_GATE 64 #define IMX21_CLK_MAX 65 #endif b4921f5a0'/>
path: root/net/ipv4/cipso_ipv4.c
inux/net-next.git/plain/include/dt-bindings/clock/alphascale,asm9260.h?h=nds-private-remove&id=2ceb813798e1fd33e71a574771828c0f298e077b'>plain
AgeCommit message (Expand)AuthorFilesLines
2017-02-04netlabel: out of bound access in cipso_v4_validate()Eric Dumazet1-0/+4
-rw-r--r--at91.h751logplain
-rw-r--r--ath79-clk.h479logplain
-rw-r--r--axis,artpec6-clkctrl.h1112logplain
-rw-r--r--bcm-cygnus.h3135logplain
-rw-r--r--bcm-ns2.h2915logplain
-rw-r--r--bcm-nsp.h2148logplain
-rw-r--r--bcm21664.h1984logplain
-rw-r--r--bcm281xx.h2456logplain
-rw-r--r--bcm2835-aux.h635logplain
-rw-r--r--bcm2835.h1962logplain
-rw-r--r--berlin2.h1034logplain
-rw-r--r--berlin2q.h695logplain
-rw-r--r--clps711x-clock.h718logplain
-rw-r--r--efm32-cmu.h1112logplain
-rw-r--r--exynos-audss-clk.h597logplain
-rw-r--r--exynos3250.h9083logplain
-rw-r--r--exynos4.h8284logplain
-rw-r--r--exynos4415.h9828logplain
-rw-r--r--exynos5250.h4616logplain
-rw-r--r--exynos5260-clk.h14876logplain
-rw-r--r--exynos5410.h1689logplain
-rw-r--r--exynos5420.h6857logplain
-rw-r--r--exynos5433.h45372logplain
-rw-r--r--exynos5440.h1141logplain
-rw-r--r--exynos7-clk.h5281logplain
-rw-r--r--gxbb-aoclkc.h2866logplain
-rw-r--r--gxbb-clkc.h592logplain
-rw-r--r--hi3516cv300-clock.h1668logplain
-rw-r--r--hi3519-clock.h1328logplain
-rw-r--r--hi3620-clock.h4496logplain
-rw-r--r--hi6220-clock.h4508logplain
-rw-r--r--hip04-clock.h1137logplain
-rw-r--r--histb-clock.h2012logplain
-rw-r--r--hix5hd2-clock.h2415logplain
-rw-r--r--imx1-clock.h1055logplain
-rw-r--r--imx21-clock.h2461logplain
-rw-r--r--imx27-clock.h3494logplain
-rw-r--r--imx5-clock.h7212logplain
-rw-r--r--imx6qdl-clock.h9593logplain
-rw-r--r--imx6sl-clock.h5849logplain
-rw-r--r--imx6sx-clock.h9099logplain
-rw-r--r--imx6ul-clock.h8203logplain
-rw-r--r--imx7d-clock.h15974logplain
-rw-r--r--jz4740-cgu.h1028logplain
-rw-r--r--jz4780-cgu.h2470logplain
-rw-r--r--lpc18xx-ccu.h2134logplain
-rw-r--r--lpc18xx-cgu.h1142logplain
-rw-r--r--lpc32xx-clock.h1633logplain
-rw-r--r--lsi,axm5516-clks.h974logplain
-rw-r--r--marvell,mmp2.h2022logplain
-rw-r--r--marvell,pxa168.h1654logplain
-rw-r--r--marvell,pxa1928.h1535logplain
-rw-r--r--marvell,pxa910.h1598logplain
-rw-r--r--maxim,max77620.h632logplain
-rw-r--r--maxim,max77686.h648logplain
-rw-r--r--maxim,max77802.h630logplain
-rw-r--r--meson8b-clkc.h523logplain
-rw-r--r--microchip,pic32-clock.h1150logplain
-rw-r--r--mpc512x-clock.h2236logplain
-rw-r--r--mt2701-clk.h13832logplain
-rw-r--r--mt8135-clk.h5641logplain
-rw-r--r--mt8173-clk.h9293logplain
-rw-r--r--oxsemi,ox810se.h1002logplain
-rw-r--r--oxsemi,ox820.h1203logplain
-rw-r--r--pistachio-clk.h4863logplain
-rw-r--r--pxa-clock.h1715logplain
-rw-r--r--qcom,gcc-apq8084.h12872logplain
-rw-r--r--qcom,gcc-ipq4019.h5423logplain
-rw-r--r--qcom,gcc-ipq806x.h8574logplain
-rw-r--r--qcom,gcc-mdm9615.h9497logplain
-rw-r--r--qcom,gcc-msm8660.h7932logplain
-rw-r--r--qcom,gcc-msm8916.h6190logplain
-rw-r--r--qcom,gcc-msm8960.h9342logplain
-rw-r--r--qcom,gcc-msm8974.h12340logplain
-rw-r--r--qcom,gcc-msm8994.h4858logplain
-rw-r--r--qcom,gcc-msm8996.h12575logplain
-rw-r--r--qcom,lcc-ipq806x.h899logplain
-rw-r--r--qcom,lcc-mdm9615.h1701logplain
-rw-r--r--qcom,lcc-msm8960.h1616logplain
-rw-r--r--qcom,mmcc-apq8084.h5722logplain
-rw-r--r--qcom,mmcc-msm8960.h4109logplain
-rw-r--r--qcom,mmcc-msm8974.h5223logplain
-rw-r--r--qcom,mmcc-msm8996.h9403logplain
-rw-r--r--qcom,rpmcc.h2101logplain
-rw-r--r--r7s72100-clock.h1218logplain
-rw-r--r--r8a73a4-clock.h1596logplain
-rw-r--r--r8a7740-clock.h1992logplain
-rw-r--r--r8a7743-cpg-mssr.h1269logplain
-rw-r--r--r8a7745-cpg-mssr.h1298logplain
-rw-r--r--r8a7778-clock.h1855logplain
-rw-r--r--r8a7779-clock.h1647logplain
-rw-r--r--r8a7790-clock.h4367logplain
-rw-r--r--r8a7791-clock.h4388logplain
-rw-r--r--r8a7792-clock.h2562logplain
-rw-r--r--r8a7793-clock.h4561logplain
-rw-r--r--r8a7794-clock.h3679logplain
-rw-r--r--r8a7795-cpg-mssr.h1890logplain
-rw-r--r--r8a7796-cpg-mssr.h2066logplain
-rw-r--r--renesas-cpg-mssr.h542logplain
-rw-r--r--rk1108-cru.h6605logplain
-rw-r--r--rk3036-cru.h4584logplain
-rw-r--r--rk3066a-cru.h1068logplain
-rw-r--r--rk3188-cru-common.h6105logplain
-rw-r--r--rk3188-cru.h1435logplain