/* * Copyright (c) 2015 Vladimir Zapolskiy * * This code is released using a dual license strategy: BSD/GPL * You can choose the licence that better fits your requirements. * * Released under the terms of 3-clause BSD License * Released under the terms of GNU General Public License Version 2.0 * */ #ifndef __DT_BINDINGS_LPC32XX_CLOCK_H #define __DT_BINDINGS_LPC32XX_CLOCK_H /* LPC32XX System Control Block clocks */ #define LPC32XX_CLK_RTC 1 #define LPC32XX_CLK_DMA 2 #define LPC32XX_CLK_MLC 3 #define LPC32XX_CLK_SLC 4 #define LPC32XX_CLK_LCD 5 #define LPC32XX_CLK_MAC 6 #define LPC32XX_CLK_SD 7 #define LPC32XX_CLK_DDRAM 8 #define LPC32XX_CLK_SSP0 9 #define LPC32XX_CLK_SSP1 10 #define LPC32XX_CLK_UART3 11 #define LPC32XX_CLK_UART4 12 #define LPC32XX_CLK_UART5 13 #define LPC32XX_CLK_UART6 14 #define LPC32XX_CLK_IRDA 15 #define LPC32XX_CLK_I2C1 16 #define LPC32XX_CLK_I2C2 17 #define LPC32XX_CLK_TIMER0 18 #define LPC32XX_CLK_TIMER1 19 #define LPC32XX_CLK_TIMER2 20 #define LPC32XX_CLK_TIMER3 21 #define LPC32XX_CLK_TIMER4 22 #define LPC32XX_CLK_TIMER5 23 #define LPC32XX_CLK_WDOG 24 #define LPC32XX_CLK_I2S0 25 #define LPC32XX_CLK_I2S1 26 #define LPC32XX_CLK_SPI1 27 #define LPC32XX_CLK_SPI2 28 #define LPC32XX_CLK_MCPWM 29 #define LPC32XX_CLK_HSTIMER 30 #define LPC32XX_CLK_KEY 31 #define LPC32XX_CLK_PWM1 32 #define LPC32XX_CLK_PWM2 33 #define LPC32XX_CLK_ADC 34 #define LPC32XX_CLK_HCLK_PLL 35 #define LPC32XX_CLK_PERIPH 36 /* LPC32XX USB clocks */ #define LPC32XX_USB_CLK_I2C 1 #define LPC32XX_USB_CLK_DEVICE 2 #define LPC32XX_USB_CLK_HOST 3 #endif /* __DT_BINDINGS_LPC32XX_CLOCK_H */ 58f738c4fa6974ee388c381f64db7905'>refslogtreecommitdiff
path: root/include/soc/tegra/pm.h
diff options
context:
space:
mode:
authorAndrew F. Davis <afd@ti.com>2016-12-01 10:44:16 -0600
committerMark Brown <broonie@kernel.org>2016-12-01 17:42:27 +0000
commitd8ca5bd158f738c4fa6974ee388c381f64db7905 (patch)
tree2657a344b39f62f92943b5070173e25d27d12ab4 /include/soc/tegra/pm.h
parent1001354ca34179f3db924eb66672442a173147dc (diff)
regulator: tps65086: Fix 25mV ranges for BUCK regulators
The BUCK regulators 3, 4, and 5 also have a 10mV step mode, adjust the tables and logic to reflect the data-sheet for these regulators. fixes: d2a2e729a666 ("regulator: tps65086: Add regulator driver for the TPS65086 PMIC") Signed-off-by: Andrew F. Davis <afd@ti.com> Signed-off-by: Mark Brown <broonie@kernel.org>
Diffstat (limited to 'include/soc/tegra/pm.h')