/* * Purna Chandra Mandal, * Copyright (C) 2015 Microchip Technology Inc. All rights reserved. * * This program is free software; you can distribute it and/or modify it * under the terms of the GNU General Public License (Version 2) as * published by the Free Software Foundation. * * This program is distributed in the hope it will be useful, but WITHOUT * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License * for more details. */ #ifndef _DT_BINDINGS_CLK_MICROCHIP_PIC32_H_ #define _DT_BINDINGS_CLK_MICROCHIP_PIC32_H_ /* clock output indices */ #define POSCCLK 0 #define FRCCLK 1 #define BFRCCLK 2 #define LPRCCLK 3 #define SOSCCLK 4 #define FRCDIVCLK 5 #define PLLCLK 6 #define SCLK 7 #define PB1CLK 8 #define PB2CLK 9 #define PB3CLK 10 #define PB4CLK 11 #define PB5CLK 12 #define PB6CLK 13 #define PB7CLK 14 #define REF1CLK 15 #define REF2CLK 16 #define REF3CLK 17 #define REF4CLK 18 #define REF5CLK 19 #define UPLLCLK 20 #define MAXCLKS 21 #endif /* _DT_BINDINGS_CLK_MICROCHIP_PIC32_H_ */ private-remove'>nds-private-remove net-next plumbingsTobias Klauser
summaryrefslogtreecommitdiff
path: root/drivers/usb/c67x00
diff options
context:
space:
mode:
authorBorislav Petkov <bp@suse.de>2017-01-20 21:29:40 +0100
committerThomas Gleixner <tglx@linutronix.de>2017-01-23 09:39:55 +0100
commitc26665ab5c49ad3e142e0f054ca3204f259ba09c (patch)
tree3bab11918e18e9d25ef7544dba05cdf39d1abec5 /drivers/usb/c67x00
parent7a308bb3016f57e5be11a677d15b821536419d36 (diff)
x86/microcode/intel: Drop stashed AP patch pointer optimization
This was meant to save us the scanning of the microcode containter in the initrd since the first AP had already done that but it can also hurt us: Imagine a single hyperthreaded CPU (Intel(R) Atom(TM) CPU N270, for example) which updates the microcode on the BSP but since the microcode engine is shared between the two threads, the update on CPU1 doesn't happen because it has already happened on CPU0 and we don't find a newer microcode revision on CPU1. Which doesn't set the intel_ucode_patch pointer and at initrd jettisoning time we don't save the microcode patch for later application. Now, when we suspend to RAM, the loaded microcode gets cleared so we need to reload but there's no patch saved in the cache. Removing the optimization fixes this issue and all is fine and dandy. Fixes: 06b8534cb728 ("x86/microcode: Rework microcode loading") Signed-off-by: Borislav Petkov <bp@suse.de> Reviewed-by: Thomas Gleixner <tglx@linutronix.de> Link: http://lkml.kernel.org/r/20170120202955.4091-2-bp@alien8.de Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
Diffstat (limited to 'drivers/usb/c67x00')