/* * This header provides constants for binding nvidia,tegra186-hsp. */ #ifndef _DT_BINDINGS_MAILBOX_TEGRA186_HSP_H #define _DT_BINDINGS_MAILBOX_TEGRA186_HSP_H /* * These define the type of mailbox that is to be used (doorbell, shared * mailbox, shared semaphore or arbitrated semaphore). */ #define TEGRA_HSP_MBOX_TYPE_DB 0x0 #define TEGRA_HSP_MBOX_TYPE_SM 0x1 #define TEGRA_HSP_MBOX_TYPE_SS 0x2 #define TEGRA_HSP_MBOX_TYPE_AS 0x3 /* * These defines represent the bit associated with the given master ID in the * doorbell registers. */ #define TEGRA_HSP_DB_MASTER_CCPLEX 17 #define TEGRA_HSP_DB_MASTER_BPMP 19 #endif repository'/>
summaryrefslogtreecommitdiff
path: root/include/dt-bindings/clock/imx5-clock.h
diff options
context:
space:
mode:
authorAlexander Stein <alexander.stein@systec-electronic.com>2017-01-30 12:35:28 +0100
committerLinus Walleij <linus.walleij@linaro.org>2017-01-30 15:53:57 +0100
commitcdca06e4e85974d8a3503ab15709dbbaf90d3dd1 (patch)
tree268b0c01070a957006db97c88dccb5fb061440ff /include/dt-bindings/clock/imx5-clock.h
parent1b89970d81bbd52720fc64a3fe9572ee33588363 (diff)
pinctrl: baytrail: Add missing spinlock usage in byt_gpio_irq_handler
According to VLI64 Intel Atom E3800 Specification Update (#329901) concurrent read accesses may result in returning 0xffffffff and write accesses may be dropped silently. To workaround all accesses must be protected by locks. Cc: stable@vger.kernel.org Signed-off-by: Alexander Stein <alexander.stein@systec-electronic.com> Acked-by: Mika Westerberg <mika.westerberg@linux.intel.com> Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
Diffstat (limited to 'include/dt-bindings/clock/imx5-clock.h')