/* * This header provides macros for ams AS3722 device bindings. * * Copyright (c) 2013, NVIDIA Corporation. * * Author: Laxman Dewangan * */ #ifndef __DT_BINDINGS_AS3722_H__ #define __DT_BINDINGS_AS3722_H__ /* External control pins */ #define AS3722_EXT_CONTROL_PIN_ENABLE1 1 #define AS3722_EXT_CONTROL_PIN_ENABLE2 2 #define AS3722_EXT_CONTROL_PIN_ENABLE3 3 /* Interrupt numbers for AS3722 */ #define AS3722_IRQ_LID 0 #define AS3722_IRQ_ACOK 1 #define AS3722_IRQ_ENABLE1 2 #define AS3722_IRQ_OCCUR_ALARM_SD0 3 #define AS3722_IRQ_ONKEY_LONG_PRESS 4 #define AS3722_IRQ_ONKEY 5 #define AS3722_IRQ_OVTMP 6 #define AS3722_IRQ_LOWBAT 7 #define AS3722_IRQ_SD0_LV 8 #define AS3722_IRQ_SD1_LV 9 #define AS3722_IRQ_SD2_LV 10 #define AS3722_IRQ_PWM1_OV_PROT 11 #define AS3722_IRQ_PWM2_OV_PROT 12 #define AS3722_IRQ_ENABLE2 13 #define AS3722_IRQ_SD6_LV 14 #define AS3722_IRQ_RTC_REP 15 #define AS3722_IRQ_RTC_ALARM 16 #define AS3722_IRQ_GPIO1 17 #define AS3722_IRQ_GPIO2 18 #define AS3722_IRQ_GPIO3 19 #define AS3722_IRQ_GPIO4 20 #define AS3722_IRQ_GPIO5 21 #define AS3722_IRQ_WATCHDOG 22 #define AS3722_IRQ_ENABLE3 23 #define AS3722_IRQ_TEMP_SD0_SHUTDOWN 24 #define AS3722_IRQ_TEMP_SD1_SHUTDOWN 25 #define AS3722_IRQ_TEMP_SD2_SHUTDOWN 26 #define AS3722_IRQ_TEMP_SD0_ALARM 27 #define AS3722_IRQ_TEMP_SD1_ALARM 28 #define AS3722_IRQ_TEMP_SD6_ALARM 29 #define AS3722_IRQ_OCCUR_ALARM_SD6 30 #define AS3722_IRQ_ADC 31 #endif /* __DT_BINDINGS_AS3722_H__ */ right'>Tobias Klauser
summaryrefslogtreecommitdiff
path: root/include/dt-bindings/clock/jz4780-cgu.h
diff options
context:
space:
mode:
authorThomas Gleixner <tglx@linutronix.de>2017-01-31 09:37:34 +0100
committerThomas Gleixner <tglx@linutronix.de>2017-01-31 21:47:58 +0100
commit0becc0ae5b42828785b589f686725ff5bc3b9b25 (patch)
treebe6d0e1f37c38ed0a7dd5da2d4b1e93f0fb43101 /include/dt-bindings/clock/jz4780-cgu.h
parent24c2503255d35c269b67162c397a1a1c1e02f6ce (diff)
x86/mce: Make timer handling more robust
Erik reported that on a preproduction hardware a CMCI storm triggers the BUG_ON in add_timer_on(). The reason is that the per CPU MCE timer is started by the CMCI logic before the MCE CPU hotplug callback starts the timer with add_timer_on(). So the timer is already queued which triggers the BUG. Using add_timer_on() is pretty pointless in this code because the timer is strictlty per CPU, initialized as pinned and all operations which arm the timer happen on the CPU to which the timer belongs. Simplify the whole machinery by using mod_timer() instead of add_timer_on() which avoids the problem because mod_timer() can handle already queued timers. Use __start_timer() everywhere so the earliest armed expiry time is preserved. Reported-by: Erik Veijola <erik.veijola@intel.com> Tested-by: Borislav Petkov <bp@alien8.de> Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Reviewed-by: Borislav Petkov <bp@alien8.de> Cc: Tony Luck <tony.luck@intel.com> Link: http://lkml.kernel.org/r/alpine.DEB.2.20.1701310936080.3457@nanos Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
Diffstat (limited to 'include/dt-bindings/clock/jz4780-cgu.h')