/* * This header provides constants for the STM32F4 RCC IP */ #ifndef _DT_BINDINGS_MFD_STM32F4_RCC_H #define _DT_BINDINGS_MFD_STM32F4_RCC_H /* AHB1 */ #define STM32F4_RCC_AHB1_GPIOA 0 #define STM32F4_RCC_AHB1_GPIOB 1 #define STM32F4_RCC_AHB1_GPIOC 2 #define STM32F4_RCC_AHB1_GPIOD 3 #define STM32F4_RCC_AHB1_GPIOE 4 #define STM32F4_RCC_AHB1_GPIOF 5 #define STM32F4_RCC_AHB1_GPIOG 6 #define STM32F4_RCC_AHB1_GPIOH 7 #define STM32F4_RCC_AHB1_GPIOI 8 #define STM32F4_RCC_AHB1_GPIOJ 9 #define STM32F4_RCC_AHB1_GPIOK 10 #define STM32F4_RCC_AHB1_CRC 12 #define STM32F4_RCC_AHB1_DMA1 21 #define STM32F4_RCC_AHB1_DMA2 22 #define STM32F4_RCC_AHB1_DMA2D 23 #define STM32F4_RCC_AHB1_ETHMAC 25 #define STM32F4_RCC_AHB1_OTGHS 29 #define STM32F4_AHB1_RESET(bit) (STM32F4_RCC_AHB1_##bit + (0x10 * 8)) #define STM32F4_AHB1_CLOCK(bit) (STM32F4_RCC_AHB1_##bit + (0x30 * 8)) /* AHB2 */ #define STM32F4_RCC_AHB2_DCMI 0 #define STM32F4_RCC_AHB2_CRYP 4 #define STM32F4_RCC_AHB2_HASH 5 #define STM32F4_RCC_AHB2_RNG 6 #define STM32F4_RCC_AHB2_OTGFS 7 #define STM32F4_AHB2_RESET(bit) (STM32F4_RCC_AHB2_##bit + (0x14 * 8)) #define STM32F4_AHB2_CLOCK(bit) (STM32F4_RCC_AHB2_##bit + (0x34 * 8)) /* AHB3 */ #define STM32F4_RCC_AHB3_FMC 0 #define STM32F4_AHB3_RESET(bit) (STM32F4_RCC_AHB3_##bit + (0x18 * 8)) #define STM32F4_AHB3_CLOCK(bit) (STM32F4_RCC_AHB3_##bit + (0x38 * 8)) /* APB1 */ #define STM32F4_RCC_APB1_TIM2 0 #define STM32F4_RCC_APB1_TIM3 1 #define STM32F4_RCC_APB1_TIM4 2 #define STM32F4_RCC_APB1_TIM5 3 #define STM32F4_RCC_APB1_TIM6 4 #define STM32F4_RCC_APB1_TIM7 5 #define STM32F4_RCC_APB1_TIM12 6 #define STM32F4_RCC_APB1_TIM13 7 #define STM32F4_RCC_APB1_TIM14 8 #define STM32F4_RCC_APB1_WWDG 11 #define STM32F4_RCC_APB1_SPI2 14 #define STM32F4_RCC_APB1_SPI3 15 #define STM32F4_RCC_APB1_UART2 17 #define STM32F4_RCC_APB1_UART3 18 #define STM32F4_RCC_APB1_UART4 19 #define STM32F4_RCC_APB1_UART5 20 #define STM32F4_RCC_APB1_I2C1 21 #define STM32F4_RCC_APB1_I2C2 22 #define STM32F4_RCC_APB1_I2C3 23 #define STM32F4_RCC_APB1_CAN1 25 #define STM32F4_RCC_APB1_CAN2 26 #define STM32F4_RCC_APB1_PWR 28 #define STM32F4_RCC_APB1_DAC 29 #define STM32F4_RCC_APB1_UART7 30 #define STM32F4_RCC_APB1_UART8 31 #define STM32F4_APB1_RESET(bit) (STM32F4_RCC_APB1_##bit + (0x20 * 8)) #define STM32F4_APB1_CLOCK(bit) (STM32F4_RCC_APB1_##bit + (0x40 * 8)) /* APB2 */ #define STM32F4_RCC_APB2_TIM1 0 #define STM32F4_RCC_APB2_TIM8 1 #define STM32F4_RCC_APB2_USART1 4 #define STM32F4_RCC_APB2_USART6 5 #define STM32F4_RCC_APB2_ADC 8 #define STM32F4_RCC_APB2_SDIO 11 #define STM32F4_RCC_APB2_SPI1 12 #define STM32F4_RCC_APB2_SPI4 13 #define STM32F4_RCC_APB2_SYSCFG 14 #define STM32F4_RCC_APB2_TIM9 16 #define STM32F4_RCC_APB2_TIM10 17 #define STM32F4_RCC_APB2_TIM11 18 #define STM32F4_RCC_APB2_SPI5 20 #define STM32F4_RCC_APB2_SPI6 21 #define STM32F4_RCC_APB2_SAI1 22 #define STM32F4_RCC_APB2_LTDC 26 #define STM32F4_APB2_RESET(bit) (STM32F4_RCC_APB2_##bit + (0x24 * 8)) #define STM32F4_APB2_CLOCK(bit) (STM32F4_RCC_APB2_##bit + (0x44 * 8)) #endif /* _DT_BINDINGS_MFD_STM32F4_RCC_H */ ude/keys
diff options
context:
space:
mode:
authorJurij Smakov <jurij@wooyd.org>2017-01-30 15:41:36 -0600
committerKalle Valo <kvalo@codeaurora.org>2017-01-31 09:05:25 +0200
commit52f5631a4c056ad01682393be56d2be237e81610 (patch)
tree53d1ddd2c1b179c808df10b6ce731ad26aa9f31b /include/keys
parent2b1d530cb3157f828fcaadd259613f59db3c6d1c (diff)
rtlwifi: rtl8192ce: Fix loading of incorrect firmware
In commit cf4747d7535a ("rtlwifi: Fix regression caused by commit d86e64768859, an error in the edit results in the wrong firmware being loaded for some models of the RTL8188/8192CE. In this condition, the connection suffered from high ping latency, slow transfer rates, and required higher signal strengths to work at all See https://bugs.debian.org/cgi-bin/bugreport.cgi?bug=853073, https://bugzilla.opensuse.org/show_bug.cgi?id=1017471, and https://github.com/lwfinger/rtlwifi_new/issues/203 for descriptions of the problems. This patch fixes all of those problems. Fixes: cf4747d7535a ("rtlwifi: Fix regression caused by commit d86e64768859") Signed-off-by: Jurij Smakov <jurij@wooyd.org> Signed-off-by: Larry Finger <Larry.Finger@lwfinger.net> Cc: Stable <stable@vger.kernel.org> # 4.9+ Signed-off-by: Kalle Valo <kvalo@codeaurora.org>
Diffstat (limited to 'include/keys')