/* * Copyright (C) 2016 Neil Armstrong * * This program is free software; you can redistribute it and/or modify it * under the terms and conditions of the GNU General Public License, * version 2, as published by the Free Software Foundation. * * This program is distributed in the hope it will be useful, but WITHOUT * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for * more details. * * You should have received a copy of the GNU General Public License * along with this program. If not, see . */ #ifndef DT_RESET_OXSEMI_OX820_H #define DT_RESET_OXSEMI_OX820_H #define RESET_SCU 0 #define RESET_LEON 1 #define RESET_ARM0 2 #define RESET_ARM1 3 #define RESET_USBHS 4 #define RESET_USBPHYA 5 #define RESET_MAC 6 #define RESET_PCIEA 7 #define RESET_SGDMA 8 #define RESET_CIPHER 9 #define RESET_DDR 10 #define RESET_SATA 11 #define RESET_SATA_LINK 12 #define RESET_SATA_PHY 13 #define RESET_PCIEPHY 14 #define RESET_NAND 15 #define RESET_GPIO 16 #define RESET_UART1 17 #define RESET_UART2 18 #define RESET_MISC 19 #define RESET_I2S 20 #define RESET_SD 21 #define RESET_MAC_2 22 #define RESET_PCIEB 23 #define RESET_VIDEO 24 #define RESET_DDR_PHY 25 #define RESET_USBPHYB 26 #define RESET_USBDEV 27 /* Reserved 29 */ #define RESET_ARMDBG 29 #define RESET_PLLA 30 #define RESET_PLLB 31 #endif /* DT_RESET_OXSEMI_OX820_H */ ='tabs'> summaryrefslogtreecommitdiff
path: root/net/bridge/br_fdb.c
diff options
context:
space:
mode:
authorThomas Gleixner <tglx@linutronix.de>2017-01-31 09:37:34 +0100
committerThomas Gleixner <tglx@linutronix.de>2017-01-31 21:47:58 +0100
commit0becc0ae5b42828785b589f686725ff5bc3b9b25 (patch)
treebe6d0e1f37c38ed0a7dd5da2d4b1e93f0fb43101 /net/bridge/br_fdb.c
parent24c2503255d35c269b67162c397a1a1c1e02f6ce (diff)
x86/mce: Make timer handling more robust
Erik reported that on a preproduction hardware a CMCI storm triggers the BUG_ON in add_timer_on(). The reason is that the per CPU MCE timer is started by the CMCI logic before the MCE CPU hotplug callback starts the timer with add_timer_on(). So the timer is already queued which triggers the BUG. Using add_timer_on() is pretty pointless in this code because the timer is strictlty per CPU, initialized as pinned and all operations which arm the timer happen on the CPU to which the timer belongs. Simplify the whole machinery by using mod_timer() instead of add_timer_on() which avoids the problem because mod_timer() can handle already queued timers. Use __start_timer() everywhere so the earliest armed expiry time is preserved. Reported-by: Erik Veijola <erik.veijola@intel.com> Tested-by: Borislav Petkov <bp@alien8.de> Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Reviewed-by: Borislav Petkov <bp@alien8.de> Cc: Tony Luck <tony.luck@intel.com> Link: http://lkml.kernel.org/r/alpine.DEB.2.20.1701310936080.3457@nanos Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
Diffstat (limited to 'net/bridge/br_fdb.c')