/*
saa7115.h - definition for saa7111/3/4/5 inputs and frequency flags
Copyright (C) 2006 Hans Verkuil (hverkuil@xs4all.nl)
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 2 of the License, or
(at your option) any later version.
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public License for more details.
You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
*/
#ifndef _SAA7115_H_
#define _SAA7115_H_
/* s_routing inputs, outputs, and config */
/* SAA7111/3/4/5 HW inputs */
#define SAA7115_COMPOSITE0 0
#define SAA7115_COMPOSITE1 1
#define SAA7115_COMPOSITE2 2
#define SAA7115_COMPOSITE3 3
#define SAA7115_COMPOSITE4 4 /* not available for the saa7111/3 */
#define SAA7115_COMPOSITE5 5 /* not available for the saa7111/3 */
#define SAA7115_SVIDEO0 6
#define SAA7115_SVIDEO1 7
#define SAA7115_SVIDEO2 8
#define SAA7115_SVIDEO3 9
/* outputs */
#define SAA7115_IPORT_ON 1
#define SAA7115_IPORT_OFF 0
/* SAA7111 specific outputs. */
#define SAA7111_VBI_BYPASS 2
#define SAA7111_FMT_YUV422 0x00
#define SAA7111_FMT_RGB 0x40
#define SAA7111_FMT_CCIR 0x80
#define SAA7111_FMT_YUV411 0xc0
/* config flags */
/*
* Register 0x85 should set bit 0 to 0 (it's 1 by default). This bit
* controls the IDQ signal polarity which is set to 'inverted' if the bit
* it 1 and to 'default' if it is 0.
*/
#define SAA7115_IDQ_IS_DEFAULT (1 << 0)
/* s_crystal_freq values and flags */
/* SAA7115 v4l2_crystal_freq frequency values */
#define SAA7115_FREQ_32_11_MHZ 32110000 /* 32.11 MHz crystal, SAA7114/5 only */
#define SAA7115_FREQ_24_576_MHZ 24576000 /* 24.576 MHz crystal */
/* SAA7115 v4l2_crystal_freq audio clock control flags */
#define SAA7115_FREQ_FL_UCGC (1 << 0) /* SA 3A[7], UCGC, SAA7115 only */
#define SAA7115_FREQ_FL_CGCDIV (1 << 1) /* SA 3A[6], CGCDIV, SAA7115 only */
#define SAA7115_FREQ_FL_APLL (1 << 2) /* SA 3A[3], APLL, SAA7114/5 only */
#define SAA7115_FREQ_FL_DOUBLE_ASCLK (1 << 3) /* SA 39, LRDIV, SAA7114/5 only */
/* ===== SAA7113 Config enums ===== */
/* Register 0x08 "Horizontal time constant" [Bit 3..4]:
* Should be set to "Fast Locking Mode" according to the datasheet,
* and that is the default setting in the gm7113c_init table.
* saa7113_init sets this value to "VTR Mode". */
enum saa7113_r08_htc {
SAA7113_HTC_TV_MODE = 0x00,
SAA7113_HTC_VTR_MODE, /* Default for saa7113_init */
SAA7113_HTC_FAST_LOCKING_MODE = 0x03 /* Default for gm7113c_init */
};
/* Register 0x10 "Output format selection" [Bit 6..7]:
* Defaults to ITU_656 as specified in datasheet. */
enum saa7113_r10_ofts {
SAA7113_OFTS_ITU_656 = 0x0, /* Default */
SAA7113_OFTS_VFLAG_BY_VREF,
SAA7113_OFTS_VFLAG_BY_DATA_TYPE
};
/*
* Register 0x12 "Output control" [Bit 0..3 Or Bit 4..7]:
* This is used to select what data is output on the RTS0 and RTS1 pins.
* RTS1 [Bit 4..7] Defaults to DOT_IN. (This value can not be set for RTS0)
* RTS0 [Bit 0..3] Defaults to VIPB in gm7113c_init as specified
* in the datasheet, but is set to HREF_HS in the saa7113_init table.
*/
enum saa7113_r12_rts {
SAA7113_RTS_DOT_IN = 0, /* OBS: Only for RTS1 (Default RTS1) */
SAA7113_RTS_VIPB, /* Default RTS0 For gm7113c_init */
SAA7113_RTS_GPSW,
SAA7115_RTS_HL,
SAA7113_RTS_VL,
SAA7113_RTS_DL,
SAA7113_RTS_PLIN,
SAA7113_RTS_HREF_HS, /* Default RTS0 For saa7113_init */
SAA7113_RTS_HS,
SAA7113_RTS_HQ,
SAA7113_RTS_ODD,
SAA7113_RTS_VS,
SAA7113_RTS_V123,
SAA7113_RTS_VGATE,
SAA7113_RTS_VREF,
SAA7113_RTS_FID
};
/**
* struct saa7115_platform_data - Allow overriding default initialization
*
* @saa7113_force_gm7113c_init: Force the use of the gm7113c_init table
* instead of saa7113_init table
* (saa7113 only)
* @saa7113_r08_htc: [R_08 - Bit 3..4]
* @saa7113_r10_vrln: [R_10 - Bit 3]
* default: Disabled for gm7113c_init
* Enabled for saa7113c_init
* @saa7113_r10_ofts: [R_10 - Bit 6..7]
* @saa7113_r12_rts0: [R_12 - Bit 0..3]
* @saa7113_r12_rts1: [R_12 - Bit 4..7]
* @saa7113_r13_adlsb: [R_13 - Bit 7] - default: disabled
*/
struct saa7115_platform_data {
bool saa7113_force_gm7113c_init;
enum saa7113_r08_htc *saa7113_r08_htc;
bool *saa7113_r10_vrln;
enum saa7113_r10_ofts *saa7113_r10_ofts;
enum saa7113_r12_rts *saa7113_r12_rts0;
enum saa7113_r12_rts *saa7113_r12_rts1;
bool *saa7113_r13_adlsb;
};
#endif
0e9f6'>logplain
| -rw-r--r-- | axis,artpec6-clkctrl.h | 1112 | logplain |
| -rw-r--r-- | bcm-cygnus.h | 3135 | logplain |
| -rw-r--r-- | bcm-ns2.h | 2915 | logplain |
| -rw-r--r-- | bcm-nsp.h | 2148 | logplain |
| -rw-r--r-- | bcm21664.h | 1984 | logplain |
| -rw-r--r-- | bcm281xx.h | 2456 | logplain |
| -rw-r--r-- | bcm2835-aux.h | 635 | logplain |
| -rw-r--r-- | bcm2835.h | 1962 | logplain |
| -rw-r--r-- | berlin2.h | 1034 | logplain |
| -rw-r--r-- | berlin2q.h | 695 | logplain |
| -rw-r--r-- | clps711x-clock.h | 718 | logplain |
| -rw-r--r-- | efm32-cmu.h | 1112 | logplain |
| -rw-r--r-- | exynos-audss-clk.h | 597 | logplain |
| -rw-r--r-- | exynos3250.h | 9083 | logplain |
| -rw-r--r-- | exynos4.h | 8284 | logplain |
| -rw-r--r-- | exynos4415.h | 9828 | logplain |
| -rw-r--r-- | exynos5250.h | 4616 | logplain |
| -rw-r--r-- | exynos5260-clk.h | 14876 | logplain |
| -rw-r--r-- | exynos5410.h | 1689 | logplain |
| -rw-r--r-- | exynos5420.h | 6857 | logplain |
| -rw-r--r-- | exynos5433.h | 45372 | logplain |
| -rw-r--r-- | exynos5440.h | 1141 | logplain |
| -rw-r--r-- | exynos7-clk.h | 5281 | logplain |
| -rw-r--r-- | gxbb-aoclkc.h | 2866 | logplain |
| -rw-r--r-- | gxbb-clkc.h | 592 | logplain |
| -rw-r--r-- | hi3516cv300-clock.h | 1668 | logplain |
| -rw-r--r-- | hi3519-clock.h | 1328 | logplain |
| -rw-r--r-- | hi3620-clock.h | 4496 | logplain |
| -rw-r--r-- | hi6220-clock.h | 4508 | logplain |
| -rw-r--r-- | hip04-clock.h | 1137 | logplain |
| -rw-r--r-- | histb-clock.h | 2012 | logplain |
| -rw-r--r-- | hix5hd2-clock.h | 2415 | logplain |
| -rw-r--r-- | imx1-clock.h | 1055 | logplain |
| -rw-r--r-- | imx21-clock.h | 2461 | logplain |
| -rw-r--r-- | imx27-clock.h | 3494 | logplain |
| -rw-r--r-- | imx5-clock.h | 7212 | logplain |
| -rw-r--r-- | imx6qdl-clock.h | 9593 | logplain |
| -rw-r--r-- | imx6sl-clock.h | 5849 | logplain |
| -rw-r--r-- | imx6sx-clock.h | 9099 | logplain |
| -rw-r--r-- | imx6ul-clock.h | 8203 | logplain |
| -rw-r--r-- | imx7d-clock.h | 15974 | logplain |
| -rw-r--r-- | jz4740-cgu.h | 1028 | logplain |
| -rw-r--r-- | jz4780-cgu.h | 2470 | logplain |
| -rw-r--r-- | lpc18xx-ccu.h | 2134 | logplain |
| -rw-r--r-- | lpc18xx-cgu.h | 1142 | logplain |
| -rw-r--r-- | lpc32xx-clock.h | 1633 | logplain |
| -rw-r--r-- | lsi,axm5516-clks.h | 974 | logplain |
| -rw-r--r-- | marvell,mmp2.h | 2022 | logplain |
| -rw-r--r-- | marvell,pxa168.h | 1654 | logplain |
| -rw-r--r-- | marvell,pxa1928.h | 1535 | logplain |
| -rw-r--r-- | marvell,pxa910.h | 1598 | logplain |
| -rw-r--r-- | maxim,max77620.h | 632 | logplain |
| -rw-r--r-- | maxim,max77686.h | 648 | logplain |
| -rw-r--r-- | maxim,max77802.h | 630 | logplain |
| -rw-r--r-- | meson8b-clkc.h | 523 | logplain |
| -rw-r--r-- | microchip,pic32-clock.h | 1150 | logplain |
| -rw-r--r-- | mpc512x-clock.h | 2236 | logplain |
| -rw-r--r-- | mt2701-clk.h | 13832 | logplain |
| -rw-r--r-- | mt8135-clk.h | 5641 | logplain |
| -rw-r--r-- | mt8173-clk.h | 9293 | logplain |
| -rw-r--r-- | oxsemi,ox810se.h | 1002 | logplain |
| -rw-r--r-- | oxsemi,ox820.h | 1203 | logplain |
| -rw-r--r-- | pistachio-clk.h | 4863 | logplain |
| -rw-r--r-- | pxa-clock.h | 1715 | logplain |
| -rw-r--r-- | qcom,gcc-apq8084.h | 12872 | logplain |
| -rw-r--r-- | qcom,gcc-ipq4019.h | 5423 | logplain |
| -rw-r--r-- | qcom,gcc-ipq806x.h | 8574 | logplain |
| -rw-r--r-- | qcom,gcc-mdm9615.h | 9497 | logplain |
| -rw-r--r-- | qcom,gcc-msm8660.h | 7932 | logplain |
| -rw-r--r-- | qcom,gcc-msm8916.h | 6190 | logplain |
| -rw-r--r-- | qcom,gcc-msm8960.h | 9342 | logplain |
| -rw-r--r-- | qcom,gcc-msm8974.h | 12340 | logplain |
| -rw-r--r-- | qcom,gcc-msm8994.h | 4858 | logplain |
| -rw-r--r-- | qcom,gcc-msm8996.h | 12575 | logplain |
| -rw-r--r-- | qcom,lcc-ipq806x.h | 899 | logplain |
| -rw-r--r-- | qcom,lcc-mdm9615.h | 1701 | logplain |
| -rw-r--r-- | qcom,lcc-msm8960.h | 1616 | logplain |
| -rw-r--r-- | qcom,mmcc-apq8084.h | 5722 | logplain |
| -rw-r--r-- | qcom,mmcc-msm8960.h | 4109 | logplain |
| -rw-r--r-- | qcom,mmcc-msm8974.h | 5223 | logplain |
| -rw-r--r-- | qcom,mmcc-msm8996.h | 9403 | logplain |
| -rw-r--r-- | qcom,rpmcc.h | 2101 | logplain |
| -rw-r--r-- | r7s72100-clock.h | 1218 | logplain |
| -rw-r--r-- | r8a73a4-clock.h | 1596 | logplain |
| -rw-r--r-- | r8a7740-clock.h | 1992 | logplain |
| -rw-r--r-- | r8a7743-cpg-mssr.h | 1269 | logplain |
| -rw-r--r-- | r8a7745-cpg-mssr.h | 1298 | logplain |
| -rw-r--r-- | r8a7778-clock.h | 1855 | logplain |
| -rw-r--r-- | r8a7779-clock.h | 1647 | logplain |
| -rw-r--r-- | r8a7790-clock.h | 4367 | logplain |
| -rw-r--r-- | r8a7791-clock.h | 4388 | logplain |
| -rw-r--r-- | r8a7792-clock.h | 2562 | logplain |
| -rw-r--r-- | r8a7793-clock.h | 4561 | logplain |
| -rw-r--r-- | r8a7794-clock.h | 3679 | logplain |
| -rw-r--r-- | r8a7795-cpg-mssr.h | 1890 | logplain |
| -rw-r--r-- | r8a7796-cpg-mssr.h | 2066 | logplain |
| -rw-r--r-- | renesas-cpg-mssr.h | 542 | logplain |
| -rw-r--r-- | rk1108-cru.h | 6605 | logplain |
| -rw-r--r-- | rk3036-cru.h | 4584 | logplain |
| -rw-r--r-- | rk3066a-cru.h | 1068 | logplain |
| -rw-r--r-- | rk3188-cru-common.h | 6105 | logplain |
| -rw-r--r-- | rk3188-cru.h | 1435 | logplain |