/* * AESS IP block reset * * Copyright (C) 2012 Texas Instruments, Inc. * Paul Walmsley * * This program is free software; you can redistribute it and/or * modify it under the terms of the GNU General Public License as * published by the Free Software Foundation version 2. * * This program is distributed "as is" WITHOUT ANY WARRANTY of any * kind, whether express or implied; without even the implied warranty * of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the * GNU General Public License for more details. * * You should have received a copy of the GNU General Public License * along with this program; if not, write to the Free Software * Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA * 02110-1301 USA */ #ifndef __SOUND_AESS_H__ #define __SOUND_AESS_H__ #include #include /* * AESS_AUTO_GATING_ENABLE_OFFSET: offset in bytes of the AESS IP * block's AESS_AUTO_GATING_ENABLE__1 register from the IP block's * base address */ #define AESS_AUTO_GATING_ENABLE_OFFSET 0x07c /* Register bitfields in the AESS_AUTO_GATING_ENABLE__1 register */ #define AESS_AUTO_GATING_ENABLE_SHIFT 0 /** * aess_enable_autogating - enable AESS internal autogating * @oh: struct omap_hwmod * * * Enable internal autogating on the AESS. This allows the AESS to * indicate that it is idle to the OMAP PRCM. Returns 0. */ static inline void aess_enable_autogating(void __iomem *base) { u32 v; /* Set AESS_AUTO_GATING_ENABLE__1.ENABLE to allow idle entry */ v = 1 << AESS_AUTO_GATING_ENABLE_SHIFT; writel(v, base + AESS_AUTO_GATING_ENABLE_OFFSET); } #endif /* __SOUND_AESS_H__ */ h=nds-private-remove&id=0becc0ae5b42828785b589f686725ff5bc3b9b25'>refslogtreecommitdiff
path: root/net/nfc/hci
diff options
context:
space:
mode:
authorThomas Gleixner <tglx@linutronix.de>2017-01-31 09:37:34 +0100
committerThomas Gleixner <tglx@linutronix.de>2017-01-31 21:47:58 +0100
commit0becc0ae5b42828785b589f686725ff5bc3b9b25 (patch)
treebe6d0e1f37c38ed0a7dd5da2d4b1e93f0fb43101 /net/nfc/hci
parent24c2503255d35c269b67162c397a1a1c1e02f6ce (diff)
x86/mce: Make timer handling more robust
Erik reported that on a preproduction hardware a CMCI storm triggers the BUG_ON in add_timer_on(). The reason is that the per CPU MCE timer is started by the CMCI logic before the MCE CPU hotplug callback starts the timer with add_timer_on(). So the timer is already queued which triggers the BUG. Using add_timer_on() is pretty pointless in this code because the timer is strictlty per CPU, initialized as pinned and all operations which arm the timer happen on the CPU to which the timer belongs. Simplify the whole machinery by using mod_timer() instead of add_timer_on() which avoids the problem because mod_timer() can handle already queued timers. Use __start_timer() everywhere so the earliest armed expiry time is preserved. Reported-by: Erik Veijola <erik.veijola@intel.com> Tested-by: Borislav Petkov <bp@alien8.de> Signed-off-by: Thomas Gleixner <tglx@linutronix.de> Reviewed-by: Borislav Petkov <bp@alien8.de> Cc: Tony Luck <tony.luck@intel.com> Link: http://lkml.kernel.org/r/alpine.DEB.2.20.1701310936080.3457@nanos Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
Diffstat (limited to 'net/nfc/hci')