/* include/video/ili9320.c * * ILI9320 LCD controller configuration control. * * Copyright 2007 Simtec Electronics * Ben Dooks * * http://armlinux.simtec.co.uk/ * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License version 2 as * published by the Free Software Foundation. */ #define ILI9320_REG(x) (x) #define ILI9320_INDEX ILI9320_REG(0x00) #define ILI9320_OSCILATION ILI9320_REG(0x00) #define ILI9320_DRIVER ILI9320_REG(0x01) #define ILI9320_DRIVEWAVE ILI9320_REG(0x02) #define ILI9320_ENTRYMODE ILI9320_REG(0x03) #define ILI9320_RESIZING ILI9320_REG(0x04) #define ILI9320_DISPLAY1 ILI9320_REG(0x07) #define ILI9320_DISPLAY2 ILI9320_REG(0x08) #define ILI9320_DISPLAY3 ILI9320_REG(0x09) #define ILI9320_DISPLAY4 ILI9320_REG(0x0A) #define ILI9320_RGB_IF1 ILI9320_REG(0x0C) #define ILI9320_FRAMEMAKER ILI9320_REG(0x0D) #define ILI9320_RGB_IF2 ILI9320_REG(0x0F) #define ILI9320_POWER1 ILI9320_REG(0x10) #define ILI9320_POWER2 ILI9320_REG(0x11) #define ILI9320_POWER3 ILI9320_REG(0x12) #define ILI9320_POWER4 ILI9320_REG(0x13) #define ILI9320_GRAM_HORIZ_ADDR ILI9320_REG(0x20) #define ILI9320_GRAM_VERT_ADD ILI9320_REG(0x21) #define ILI9320_POWER7 ILI9320_REG(0x29) #define ILI9320_FRAME_RATE_COLOUR ILI9320_REG(0x2B) #define ILI9320_GAMMA1 ILI9320_REG(0x30) #define ILI9320_GAMMA2 ILI9320_REG(0x31) #define ILI9320_GAMMA3 ILI9320_REG(0x32) #define ILI9320_GAMMA4 ILI9320_REG(0x35) #define ILI9320_GAMMA5 ILI9320_REG(0x36) #define ILI9320_GAMMA6 ILI9320_REG(0x37) #define ILI9320_GAMMA7 ILI9320_REG(0x38) #define ILI9320_GAMMA8 ILI9320_REG(0x39) #define ILI9320_GAMMA9 ILI9320_REG(0x3C) #define ILI9320_GAMMA10 ILI9320_REG(0x3D) #define ILI9320_HORIZ_START ILI9320_REG(0x50) #define ILI9320_HORIZ_END ILI9320_REG(0x51) #define ILI9320_VERT_START ILI9320_REG(0x52) #define ILI9320_VERT_END ILI9320_REG(0x53) #define ILI9320_DRIVER2 ILI9320_REG(0x60) #define ILI9320_BASE_IMAGE ILI9320_REG(0x61) #define ILI9320_VERT_SCROLL ILI9320_REG(0x6a) #define ILI9320_PARTIAL1_POSITION ILI9320_REG(0x80) #define ILI9320_PARTIAL1_START ILI9320_REG(0x81) #define ILI9320_PARTIAL1_END ILI9320_REG(0x82) #define ILI9320_PARTIAL2_POSITION ILI9320_REG(0x83) #define ILI9320_PARTIAL2_START ILI9320_REG(0x84) #define ILI9320_PARTIAL2_END ILI9320_REG(0x85) #define ILI9320_INTERFACE1 ILI9320_REG(0x90) #define ILI9320_INTERFACE2 ILI9320_REG(0x92) #define ILI9320_INTERFACE3 ILI9320_REG(0x93) #define ILI9320_INTERFACE4 ILI9320_REG(0x95) #define ILI9320_INTERFACE5 ILI9320_REG(0x97) #define ILI9320_INTERFACE6 ILI9320_REG(0x98) /* Register contents definitions. */ #define ILI9320_OSCILATION_OSC (1 << 0) #define ILI9320_DRIVER_SS (1 << 8) #define ILI9320_DRIVER_SM (1 << 10) #define ILI9320_DRIVEWAVE_EOR (1 << 8) #define ILI9320_DRIVEWAVE_BC (1 << 9) #define ILI9320_DRIVEWAVE_MUSTSET (1 << 10) #define ILI9320_ENTRYMODE_AM (1 << 3) #define ILI9320_ENTRYMODE_ID(x) ((x) << 4) #define ILI9320_ENTRYMODE_ORG (1 << 7) #define ILI9320_ENTRYMODE_HWM (1 << 8) #define ILI9320_ENTRYMODE_BGR (1 << 12) #define ILI9320_ENTRYMODE_DFM (1 << 14) #define ILI9320_ENTRYMODE_TRI (1 << 15) #define ILI9320_RESIZING_RSZ(x) ((x) << 0) #define ILI9320_RESIZING_RCH(x) ((x) << 4) #define ILI9320_RESIZING_RCV(x) ((x) << 8) #define ILI9320_DISPLAY1_D(x) ((x) << 0) #define ILI9320_DISPLAY1_CL (1 << 3) #define ILI9320_DISPLAY1_DTE (1 << 4) #define ILI9320_DISPLAY1_GON (1 << 5) #define ILI9320_DISPLAY1_BASEE (1 << 8) #define ILI9320_DISPLAY1_PTDE(x) ((x) << 12) #define ILI9320_DISPLAY2_BP(x) ((x) << 0) #define ILI9320_DISPLAY2_FP(x) ((x) << 8) #define ILI9320_RGBIF1_RIM_RGB18 (0 << 0) #define ILI9320_RGBIF1_RIM_RGB16 (1 << 0) #define ILI9320_RGBIF1_RIM_RGB6 (2 << 0) #define ILI9320_RGBIF1_CLK_INT (0 << 4) #define ILI9320_RGBIF1_CLK_RGBIF (1 << 4) #define ILI9320_RGBIF1_CLK_VSYNC (2 << 4) #define ILI9320_RGBIF1_RM (1 << 8) #define ILI9320_RGBIF1_ENC_FRAMES(x) (((x) - 1)<< 13) #define ILI9320_RGBIF2_DPL (1 << 0) #define ILI9320_RGBIF2_EPL (1 << 1) #define ILI9320_RGBIF2_HSPL (1 << 3) #define ILI9320_RGBIF2_VSPL (1 << 4) #define ILI9320_POWER1_SLP (1 << 1) #define ILI9320_POWER1_DSTB (1 << 2) #define ILI9320_POWER1_AP(x) ((x) << 4) #define ILI9320_POWER1_APE (1 << 7) #define ILI9320_POWER1_BT(x) ((x) << 8) #define ILI9320_POWER1_SAP (1 << 12) #define ILI9320_POWER2_VC(x) ((x) << 0) #define ILI9320_POWER2_DC0(x) ((x) << 4) #define ILI9320_POWER2_DC1(x) ((x) << 8) #define ILI9320_POWER3_VRH(x) ((x) << 0) #define ILI9320_POWER3_PON (1 << 4) #define ILI9320_POWER3_VCMR (1 << 8) #define ILI9320_POWER4_VREOUT(x) ((x) << 8) #define ILI9320_DRIVER2_SCNL(x) ((x) << 0) #define ILI9320_DRIVER2_NL(x) ((x) << 8) #define ILI9320_DRIVER2_GS (1 << 15) #define ILI9320_BASEIMAGE_REV (1 << 0) #define ILI9320_BASEIMAGE_VLE (1 << 1) #define ILI9320_BASEIMAGE_NDL (1 << 2) #define ILI9320_INTERFACE4_RTNE(x) (x) #define ILI9320_INTERFACE4_DIVE(x) ((x) << 8) /* SPI interface definitions */ #define ILI9320_SPI_IDCODE (0x70) #define ILI9320_SPI_ID(x) ((x) << 2) #define ILI9320_SPI_READ (0x01) #define ILI9320_SPI_WRITE (0x00) #define ILI9320_SPI_DATA (0x02) #define ILI9320_SPI_INDEX (0x00) /* platform data to pass configuration from lcd */ enum ili9320_suspend { ILI9320_SUSPEND_OFF, ILI9320_SUSPEND_DEEP, }; struct ili9320_platdata { unsigned short hsize; unsigned short vsize; enum ili9320_suspend suspend; /* set the reset line, 0 = reset asserted, 1 = normal */ void (*reset)(unsigned int val); unsigned short entry_mode; unsigned short display2; unsigned short display3; unsigned short display4; unsigned short rgb_if1; unsigned short rgb_if2; unsigned short interface2; unsigned short interface3; unsigned short interface4; unsigned short interface5; unsigned short interface6; }; 2032cfe67f4bde6fc2ee967e45a8fbaf33756'>logplain -rw-r--r--bcm-cygnus.h3135logplain -rw-r--r--bcm-ns2.h2915logplain -rw-r--r--bcm-nsp.h2148logplain -rw-r--r--bcm21664.h1984logplain -rw-r--r--bcm281xx.h2456logplain -rw-r--r--bcm2835-aux.h635logplain -rw-r--r--bcm2835.h1962logplain -rw-r--r--berlin2.h1034logplain -rw-r--r--berlin2q.h695logplain -rw-r--r--clps711x-clock.h718logplain -rw-r--r--efm32-cmu.h1112logplain -rw-r--r--exynos-audss-clk.h597logplain -rw-r--r--exynos3250.h9083logplain -rw-r--r--exynos4.h8284logplain -rw-r--r--exynos4415.h9828logplain -rw-r--r--exynos5250.h4616logplain -rw-r--r--exynos5260-clk.h14876logplain -rw-r--r--exynos5410.h1689logplain -rw-r--r--exynos5420.h6857logplain -rw-r--r--exynos5433.h45372logplain -rw-r--r--exynos5440.h1141logplain -rw-r--r--exynos7-clk.h5281logplain -rw-r--r--gxbb-aoclkc.h2866logplain -rw-r--r--gxbb-clkc.h592logplain -rw-r--r--hi3516cv300-clock.h1668logplain -rw-r--r--hi3519-clock.h1328logplain -rw-r--r--hi3620-clock.h4496logplain -rw-r--r--hi6220-clock.h4508logplain -rw-r--r--hip04-clock.h1137logplain -rw-r--r--histb-clock.h2012logplain -rw-r--r--hix5hd2-clock.h2415logplain -rw-r--r--imx1-clock.h1055logplain -rw-r--r--imx21-clock.h2461logplain -rw-r--r--imx27-clock.h3494logplain -rw-r--r--imx5-clock.h7212logplain -rw-r--r--imx6qdl-clock.h9593logplain -rw-r--r--imx6sl-clock.h5849logplain -rw-r--r--imx6sx-clock.h9099logplain -rw-r--r--imx6ul-clock.h8203logplain -rw-r--r--imx7d-clock.h15974logplain -rw-r--r--jz4740-cgu.h1028logplain -rw-r--r--jz4780-cgu.h2470logplain -rw-r--r--lpc18xx-ccu.h2134logplain -rw-r--r--lpc18xx-cgu.h1142logplain -rw-r--r--lpc32xx-clock.h1633logplain -rw-r--r--lsi,axm5516-clks.h974logplain -rw-r--r--marvell,mmp2.h2022logplain -rw-r--r--marvell,pxa168.h1654logplain -rw-r--r--marvell,pxa1928.h1535logplain -rw-r--r--marvell,pxa910.h1598logplain -rw-r--r--maxim,max77620.h632logplain -rw-r--r--maxim,max77686.h648logplain -rw-r--r--maxim,max77802.h630logplain -rw-r--r--meson8b-clkc.h523logplain -rw-r--r--microchip,pic32-clock.h1150logplain -rw-r--r--mpc512x-clock.h2236logplain -rw-r--r--mt2701-clk.h13832logplain -rw-r--r--mt8135-clk.h5641logplain -rw-r--r--mt8173-clk.h9293logplain -rw-r--r--oxsemi,ox810se.h1002logplain -rw-r--r--oxsemi,ox820.h1203logplain -rw-r--r--pistachio-clk.h4863logplain -rw-r--r--pxa-clock.h1715logplain -rw-r--r--qcom,gcc-apq8084.h12872logplain -rw-r--r--qcom,gcc-ipq4019.h5423logplain -rw-r--r--qcom,gcc-ipq806x.h8574logplain -rw-r--r--qcom,gcc-mdm9615.h9497logplain -rw-r--r--qcom,gcc-msm8660.h7932logplain -rw-r--r--qcom,gcc-msm8916.h6190logplain -rw-r--r--qcom,gcc-msm8960.h9342logplain -rw-r--r--qcom,gcc-msm8974.h12340logplain -rw-r--r--qcom,gcc-msm8994.h4858logplain -rw-r--r--qcom,gcc-msm8996.h12575logplain -rw-r--r--qcom,lcc-ipq806x.h899logplain -rw-r--r--qcom,lcc-mdm9615.h1701logplain -rw-r--r--qcom,lcc-msm8960.h1616logplain -rw-r--r--qcom,mmcc-apq8084.h5722logplain -rw-r--r--qcom,mmcc-msm8960.h4109logplain -rw-r--r--qcom,mmcc-msm8974.h5223logplain -rw-r--r--qcom,mmcc-msm8996.h9403logplain -rw-r--r--qcom,rpmcc.h2101logplain -rw-r--r--r7s72100-clock.h1218logplain -rw-r--r--r8a73a4-clock.h1596logplain -rw-r--r--r8a7740-clock.h1992logplain -rw-r--r--r8a7743-cpg-mssr.h1269logplain -rw-r--r--r8a7745-cpg-mssr.h1298logplain -rw-r--r--r8a7778-clock.h1855logplain -rw-r--r--r8a7779-clock.h1647logplain -rw-r--r--r8a7790-clock.h4367logplain -rw-r--r--r8a7791-clock.h4388logplain -rw-r--r--r8a7792-clock.h2562logplain -rw-r--r--r8a7793-clock.h4561logplain -rw-r--r--r8a7794-clock.h3679logplain -rw-r--r--r8a7795-cpg-mssr.h1890logplain -rw-r--r--r8a7796-cpg-mssr.h2066logplain -rw-r--r--renesas-cpg-mssr.h542logplain -rw-r--r--rk1108-cru.h6605logplain -rw-r--r--rk3036-cru.h4584logplain -rw-r--r--rk3066a-cru.h1068logplain -rw-r--r--rk3188-cru-common.h6105logplain -rw-r--r--rk3188-cru.h1435logplain