/* include/video/s1d13xxxfb.h * * (c) 2004 Simtec Electronics * (c) 2005 Thibaut VARENE * * Header file for Epson S1D13XXX driver code * * This file is subject to the terms and conditions of the GNU General Public * License. See the file COPYING in the main directory of this archive for * more details. */ #ifndef S1D13XXXFB_H #define S1D13XXXFB_H #define S1D_PALETTE_SIZE 256 #define S1D_FBID "S1D13xxx" #define S1D_DEVICENAME "s1d13xxxfb" /* S1DREG_REV_CODE register = prod_id (6 bits) + revision (2 bits) */ #define S1D13505_PROD_ID 0x3 /* 000011 */ #define S1D13506_PROD_ID 0x4 /* 000100 */ #define S1D13806_PROD_ID 0x7 /* 000111 */ /* register definitions (tested on s1d13896) */ #define S1DREG_REV_CODE 0x0000 /* Prod + Rev Code Register */ #define S1DREG_MISC 0x0001 /* Miscellaneous Register */ #define S1DREG_GPIO_CNF0 0x0004 /* General IO Pins Configuration Register 0 */ #define S1DREG_GPIO_CNF1 0x0005 /* General IO Pins Configuration Register 1 */ #define S1DREG_GPIO_CTL0 0x0008 /* General IO Pins Control Register 0 */ #define S1DREG_GPIO_CTL1 0x0009 /* General IO Pins Control Register 1 */ #define S1DREG_CNF_STATUS 0x000C /* Configuration Status Readback Register */ #define S1DREG_CLK_CNF 0x0010 /* Memory Clock Configuration Register */ #define S1DREG_LCD_CLK_CNF 0x0014 /* LCD Pixel Clock Configuration Register */ #define S1DREG_CRT_CLK_CNF 0x0018 /* CRT/TV Pixel Clock Configuration Register */ #define S1DREG_MPLUG_CLK_CNF 0x001C /* MediaPlug Clock Configuration Register */ #define S1DREG_CPU2MEM_WST_SEL 0x001E /* CPU To Memory Wait State Select Register */ #define S1DREG_MEM_CNF 0x0020 /* Memory Configuration Register */ #define S1DREG_SDRAM_REF_RATE 0x0021 /* SDRAM Refresh Rate Register */ #define S1DREG_SDRAM_TC0 0x002A /* SDRAM Timing Control Register 0 */ #define S1DREG_SDRAM_TC1 0x002B /* SDRAM Timing Control Register 1 */ #define S1DREG_PANEL_TYPE 0x0030 /* Panel Type Register */ #define S1DREG_MOD_RATE 0x0031 /* MOD Rate Register */ #define S1DREG_LCD_DISP_HWIDTH 0x0032 /* LCD Horizontal Display Width Register: ((val)+1)*8)=pix/line */ #define S1DREG_LCD_NDISP_HPER 0x0034 /* LCD Horizontal Non-Display Period Register: ((val)+1)*8)=NDpix/line */ #define S1DREG_TFT_FPLINE_START 0x0035 /* TFT FPLINE Start Position Register */ #define S1DREG_TFT_FPLINE_PWIDTH 0x0036 /* TFT FPLINE Pulse Width Register. */ #define S1DREG_LCD_DISP_VHEIGHT0 0x0038 /* LCD Vertical Display Height Register 0 */ #define S1DREG_LCD_DISP_VHEIGHT1 0x0039 /* LCD Vertical Display Height Register 1 */ #define S1DREG_LCD_NDISP_VPER 0x003A /* LCD Vertical Non-Display Period Register: (val)+1=NDlines */ #define S1DREG_TFT_FPFRAME_START 0x003B /* TFT FPFRAME Start Position Register */ #define S1DREG_TFT_FPFRAME_PWIDTH 0x003C /* TFT FPFRAME Pulse Width Register */ #define S1DREG_LCD_DISP_MODE 0x0040 /* LCD Display Mode Register */ #define S1DREG_LCD_MISC 0x0041 /* LCD Miscellaneous Register */ #define S1DREG_LCD_DISP_START0 0x0042 /* LCD Display Start Address Register 0 */ #define S1DREG_LCD_DISP_START1 0x0043 /* LCD Display Start Address Register 1 */ #define S1DREG_LCD_DISP_START2 0x0044 /* LCD Display Start Address Register 2 */ #define S1DREG_LCD_MEM_OFF0 0x0046 /* LCD Memory Address Offset Register 0 */ #define S1DREG_LCD_MEM_OFF1 0x0047 /* LCD Memory Address Offset Register 1 */ #define S1DREG_LCD_PIX_PAN 0x0048 /* LCD Pixel Panning Register */ #define S1DREG_LCD_DISP_FIFO_HTC 0x004A /* LCD Display FIFO High Threshold Control Register */ #define S1DREG_LCD_DISP_FIFO_LTC 0x004B /* LCD Display FIFO Low Threshold Control Register */ #define S1DREG_CRT_DISP_HWIDTH 0x0050 /* CRT/TV Horizontal Display Width Register: ((val)+1)*8)=pix/line */ #define S1DREG_CRT_NDISP_HPER 0x0052 /* CRT/TV Horizontal Non-Display Period Register */ #define S1DREG_CRT_HRTC_START 0x0053 /* CRT/TV HRTC Start Position Register */ #define S1DREG_CRT_HRTC_PWIDTH 0x0054 /* CRT/TV HRTC Pulse Width Register */ #define S1DREG_CRT_DISP_VHEIGHT0 0x0056 /* CRT/TV Vertical Display Height Register 0 */ #define S1DREG_CRT_DISP_VHEIGHT1 0x0057 /* CRT/TV Vertical Display Height Register 1 */ #define S1DREG_CRT_NDISP_VPER 0x0058 /* CRT/TV Vertical Non-Display Period Register */ #define S1DREG_CRT_VRTC_START 0x0059 /* CRT/TV VRTC Start Position Register */ #define S1DREG_CRT_VRTC_PWIDTH 0x005A /* CRT/TV VRTC Pulse Width Register */ #define S1DREG_TV_OUT_CTL 0x005B /* TV Output Control Register */ #define S1DREG_CRT_DISP_MODE 0x0060 /* CRT/TV Display Mode Register */ #define S1DREG_CRT_DISP_START0 0x0062 /* CRT/TV Display Start Address Register 0 */ #define S1DREG_CRT_DISP_START1 0x0063 /* CRT/TV Display Start Address Register 1 */ #define S1DREG_CRT_DISP_START2 0x0064 /* CRT/TV Display Start Address Register 2 */ #define S1DREG_CRT_MEM_OFF0 0x0066 /* CRT/TV Memory Address Offset Register 0 */ #define S1DREG_CRT_MEM_OFF1 0x0067 /* CRT/TV Memory Address Offset Register 1 */ #define S1DREG_CRT_PIX_PAN 0x0068 /* CRT/TV Pixel Panning Register */ #define S1DREG_CRT_DISP_FIFO_HTC 0x006A /* CRT/TV Display FIFO High Threshold Control Register */ #define S1DREG_CRT_DISP_FIFO_LTC 0x006B /* CRT/TV Display FIFO Low Threshold Control Register */ #define S1DREG_LCD_CUR_CTL 0x0070 /* LCD Ink/Cursor Control Register */ #define S1DREG_LCD_CUR_START 0x0071 /* LCD Ink/Cursor Start Address Register */ #define S1DREG_LCD_CUR_XPOS0 0x0072 /* LCD Cursor X Position Register 0 */ #define S1DREG_LCD_CUR_XPOS1 0x0073 /* LCD Cursor X Position Register 1 */ #define S1DREG_LCD_CUR_YPOS0 0x0074 /* LCD Cursor Y Position Register 0 */ #define S1DREG_LCD_CUR_YPOS1 0x0075 /* LCD Cursor Y Position Register 1 */ #define S1DREG_LCD_CUR_BCTL0 0x0076 /* LCD Ink/Cursor Blue Color 0 Register */ #define S1DREG_LCD_CUR_GCTL0 0x0077 /* LCD Ink/Cursor Green Color 0 Register */ #define S1DREG_LCD_CUR_RCTL0 0x0078 /* LCD Ink/Cursor Red Color 0 Register */ #define S1DREG_LCD_CUR_BCTL1 0x007A /* LCD Ink/Cursor Blue Color 1 Register */ #define S1DREG_LCD_CUR_GCTL1 0x007B /* LCD Ink/Cursor Green Color 1 Register */ #define S1DREG_LCD_CUR_RCTL1 0x007C /* LCD Ink/Cursor Red Color 1 Register */ #define S1DREG_LCD_CUR_FIFO_HTC 0x007E /* LCD Ink/Cursor FIFO High Threshold Register */ #define S1DREG_CRT_CUR_CTL 0x0080 /* CRT/TV Ink/Cursor Control Register */ #define S1DREG_CRT_CUR_START 0x0081 /* CRT/TV Ink/Cursor Start Address Register */ #define S1DREG_CRT_CUR_XPOS0 0x0082 /* CRT/TV Cursor X Position Register 0 */ #define S1DREG_CRT_CUR_XPOS1 0x0083 /* CRT/TV Cursor X Position Register 1 */ #define S1DREG_CRT_CUR_YPOS0 0x0084 /* CRT/TV Cursor Y Position Register 0 */ #define S1DREG_CRT_CUR_YPOS1 0x0085 /* CRT/TV Cursor Y Position Register 1 */ #define S1DREG_CRT_CUR_BCTL0 0x0086 /* CRT/TV Ink/Cursor Blue Color 0 Register */ #define S1DREG_CRT_CUR_GCTL0 0x0087 /* CRT/TV Ink/Cursor Green Color 0 Register */ #define S1DREG_CRT_CUR_RCTL0 0x0088 /* CRT/TV Ink/Cursor Red Color 0 Register */ #define S1DREG_CRT_CUR_BCTL1 0x008A /* CRT/TV Ink/Cursor Blue Color 1 Register */ #define S1DREG_CRT_CUR_GCTL1 0x008B /* CRT/TV Ink/Cursor Green Color 1 Register */ #define S1DREG_CRT_CUR_RCTL1 0x008C /* CRT/TV Ink/Cursor Red Color 1 Register */ #define S1DREG_CRT_CUR_FIFO_HTC 0x008E /* CRT/TV Ink/Cursor FIFO High Threshold Register */ #define S1DREG_BBLT_CTL0 0x0100 /* BitBLT Control Register 0 */ #define S1DREG_BBLT_CTL1 0x0101 /* BitBLT Control Register 1 */ #define S1DREG_BBLT_CC_EXP 0x0102 /* BitBLT Code/Color Expansion Register */ #define S1DREG_BBLT_OP 0x0103 /* BitBLT Operation Register */ #define S1DREG_BBLT_SRC_START0 0x0104 /* BitBLT Source Start Address Register 0 */ #define S1DREG_BBLT_SRC_START1 0x0105 /* BitBLT Source Start Address Register 1 */ #define S1DREG_BBLT_SRC_START2 0x0106 /* BitBLT Source Start Address Register 2 */ #define S1DREG_BBLT_DST_START0 0x0108 /* BitBLT Destination Start Address Register 0 */ #define S1DREG_BBLT_DST_START1 0x0109 /* BitBLT Destination Start Address Register 1 */ #define S1DREG_BBLT_DST_START2 0x010A /* BitBLT Destination Start Address Register 2 */ #define S1DREG_BBLT_MEM_OFF0 0x010C /* BitBLT Memory Address Offset Register 0 */ #define S1DREG_BBLT_MEM_OFF1 0x010D /* BitBLT Memory Address Offset Register 1 */ #define S1DREG_BBLT_WIDTH0 0x0110 /* BitBLT Width Register 0 */ #define S1DREG_BBLT_WIDTH1 0x0111 /* BitBLT Width Register 1 */ #define S1DREG_BBLT_HEIGHT0 0x0112 /* BitBLT Height Register 0 */ #define S1DREG_BBLT_HEIGHT1 0x0113 /* BitBLT Height Register 1 */ #define S1DREG_BBLT_BGC0 0x0114 /* BitBLT Background Color Register 0 */ #define S1DREG_BBLT_BGC1 0x0115 /* BitBLT Background Color Register 1 */ #define S1DREG_BBLT_FGC0 0x0118 /* BitBLT Foreground Color Register 0 */ #define S1DREG_BBLT_FGC1 0x0119 /* BitBLT Foreground Color Register 1 */ #define S1DREG_LKUP_MODE 0x01E0 /* Look-Up Table Mode Register */ #define S1DREG_LKUP_ADDR 0x01E2 /* Look-Up Table Address Register */ #define S1DREG_LKUP_DATA 0x01E4 /* Look-Up Table Data Register */ #define S1DREG_PS_CNF 0x01F0 /* Power Save Configuration Register */ #define S1DREG_PS_STATUS 0x01F1 /* Power Save Status Register */ #define S1DREG_CPU2MEM_WDOGT 0x01F4 /* CPU-to-Memory Access Watchdog Timer Register */ #define S1DREG_COM_DISP_MODE 0x01FC /* Common Display Mode Register */ #define S1DREG_DELAYOFF 0xFFFE #define S1DREG_DELAYON 0xFFFF #define BBLT_SOLID_FILL 0x0c /* Note: all above defines should go in separate header files when implementing other S1D13xxx chip support. */ struct s1d13xxxfb_regval { u16 addr; u8 value; }; struct s1d13xxxfb_par { void __iomem *regs; unsigned char display; unsigned char prod_id; unsigned char revision; unsigned int pseudo_palette[16]; #ifdef CONFIG_PM void *regs_save; /* pm saves all registers here */ void *disp_save; /* pm saves entire screen here */ #endif }; struct s1d13xxxfb_pdata { const struct s1d13xxxfb_regval *initregs; const unsigned int initregssize; void (*platform_init_video)(void); #ifdef CONFIG_PM int (*platform_suspend_video)(void); int (*platform_resume_video)(void); #endif }; #endif ref='/cgit.cgi/linux/net-next.git/log/include/dt-bindings/clock/bcm2835.h?h=nds-private-remove&id=6e2de20ddc4b606a9b6b170a6bb21ee4dc4ad93a'>logplain -rw-r--r--berlin2.h1034logplain -rw-r--r--berlin2q.h695logplain -rw-r--r--clps711x-clock.h718logplain -rw-r--r--efm32-cmu.h1112logplain -rw-r--r--exynos-audss-clk.h597logplain -rw-r--r--exynos3250.h9083logplain -rw-r--r--exynos4.h8284logplain -rw-r--r--exynos4415.h9828logplain -rw-r--r--exynos5250.h4616logplain -rw-r--r--exynos5260-clk.h14876logplain -rw-r--r--exynos5410.h1689logplain -rw-r--r--exynos5420.h6857logplain -rw-r--r--exynos5433.h45372logplain -rw-r--r--exynos5440.h1141logplain -rw-r--r--exynos7-clk.h5281logplain -rw-r--r--gxbb-aoclkc.h2866logplain -rw-r--r--gxbb-clkc.h592logplain -rw-r--r--hi3516cv300-clock.h1668logplain -rw-r--r--hi3519-clock.h1328logplain -rw-r--r--hi3620-clock.h4496logplain -rw-r--r--hi6220-clock.h4508logplain -rw-r--r--hip04-clock.h1137logplain -rw-r--r--histb-clock.h2012logplain -rw-r--r--hix5hd2-clock.h2415logplain -rw-r--r--imx1-clock.h1055logplain -rw-r--r--imx21-clock.h2461logplain -rw-r--r--imx27-clock.h3494logplain -rw-r--r--imx5-clock.h7212logplain -rw-r--r--imx6qdl-clock.h9593logplain -rw-r--r--imx6sl-clock.h5849logplain -rw-r--r--imx6sx-clock.h9099logplain -rw-r--r--imx6ul-clock.h8203logplain -rw-r--r--imx7d-clock.h15974logplain -rw-r--r--jz4740-cgu.h1028logplain -rw-r--r--jz4780-cgu.h2470logplain -rw-r--r--lpc18xx-ccu.h2134logplain -rw-r--r--lpc18xx-cgu.h1142logplain -rw-r--r--lpc32xx-clock.h1633logplain -rw-r--r--lsi,axm5516-clks.h974logplain -rw-r--r--marvell,mmp2.h2022logplain -rw-r--r--marvell,pxa168.h1654logplain -rw-r--r--marvell,pxa1928.h1535logplain -rw-r--r--marvell,pxa910.h1598logplain -rw-r--r--maxim,max77620.h632logplain -rw-r--r--maxim,max77686.h648logplain -rw-r--r--maxim,max77802.h630logplain -rw-r--r--meson8b-clkc.h523logplain -rw-r--r--microchip,pic32-clock.h1150logplain -rw-r--r--mpc512x-clock.h2236logplain -rw-r--r--mt2701-clk.h13832logplain -rw-r--r--mt8135-clk.h5641logplain -rw-r--r--mt8173-clk.h9293logplain -rw-r--r--oxsemi,ox810se.h1002logplain -rw-r--r--oxsemi,ox820.h1203logplain -rw-r--r--pistachio-clk.h4863logplain -rw-r--r--pxa-clock.h1715logplain -rw-r--r--qcom,gcc-apq8084.h12872logplain -rw-r--r--qcom,gcc-ipq4019.h5423logplain -rw-r--r--qcom,gcc-ipq806x.h8574logplain -rw-r--r--qcom,gcc-mdm9615.h9497logplain -rw-r--r--qcom,gcc-msm8660.h7932logplain -rw-r--r--qcom,gcc-msm8916.h6190logplain -rw-r--r--qcom,gcc-msm8960.h9342logplain -rw-r--r--qcom,gcc-msm8974.h12340logplain -rw-r--r--qcom,gcc-msm8994.h4858logplain -rw-r--r--qcom,gcc-msm8996.h12575logplain -rw-r--r--qcom,lcc-ipq806x.h899logplain -rw-r--r--qcom,lcc-mdm9615.h1701logplain -rw-r--r--qcom,lcc-msm8960.h1616logplain -rw-r--r--qcom,mmcc-apq8084.h5722logplain -rw-r--r--qcom,mmcc-msm8960.h4109logplain -rw-r--r--qcom,mmcc-msm8974.h5223logplain -rw-r--r--qcom,mmcc-msm8996.h9403logplain -rw-r--r--qcom,rpmcc.h2101logplain -rw-r--r--r7s72100-clock.h1218logplain -rw-r--r--r8a73a4-clock.h1596logplain -rw-r--r--r8a7740-clock.h1992logplain -rw-r--r--r8a7743-cpg-mssr.h1269logplain -rw-r--r--r8a7745-cpg-mssr.h1298logplain -rw-r--r--r8a7778-clock.h1855logplain -rw-r--r--r8a7779-clock.h1647logplain -rw-r--r--r8a7790-clock.h4367logplain -rw-r--r--r8a7791-clock.h4388logplain -rw-r--r--r8a7792-clock.h2562logplain -rw-r--r--r8a7793-clock.h4561logplain -rw-r--r--r8a7794-clock.h3679logplain -rw-r--r--r8a7795-cpg-mssr.h1890logplain -rw-r--r--r8a7796-cpg-mssr.h2066logplain -rw-r--r--renesas-cpg-mssr.h542logplain -rw-r--r--rk1108-cru.h6605logplain -rw-r--r--rk3036-cru.h4584logplain -rw-r--r--rk3066a-cru.h1068logplain -rw-r--r--rk3188-cru-common.h6105logplain -rw-r--r--rk3188-cru.h1435logplain