| Age | Commit message (Expand) | Author | Files | Lines |
|---|---|---|---|---|
| Age | Commit message (Expand) | Author | Files | Lines |
|---|---|---|---|---|
| space: | ||||
| mode: | ||||
| author | Sergei Shtylyov <sergei.shtylyov@cogentembedded.com> | 2017-01-29 15:07:34 +0300 |
|---|---|---|
| committer | David S. Miller <davem@davemloft.net> | 2017-01-30 22:05:43 -0500 |
| commit | 1a0bee6c1e788218fd1d141db320db970aace7f0 (patch) | |
| tree | 46c4116bc8ef4a7df718516a648597d9e21c15f1 /net/rxrpc/Makefile | |
| parent | 63c190429020a9701b42887ac22c28f287f1762f (diff) | |
sh_eth: rename EESIPR bits
Since the commit b0ca2a21f769 ("sh_eth: Add support of SH7763 to sh_eth")
the *enum* declaring the EESIPR bits (interrupt mask) went out of sync with
the *enum* declaring the EESR bits (interrupt status) WRT bit naming and
formatting. I'd like to restore the consistency by using EESIPR as the bit
name prefix, renaming the *enum* to EESIPR_BIT, and (finally) renaming the
bits according to the available Renesas SH77{34|63} manuals; additionally,
reconstruct couple names using the EESR bit declaration above...
Signed-off-by: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
Diffstat (limited to 'net/rxrpc/Makefile')