/* * header file for ADAV80X parts * * Copyright 2011 Analog Devices Inc. * * Licensed under the GPL-2 or later. */ #ifndef _ADAV80X_H #define _ADAV80X_H #include struct device; extern const struct regmap_config adav80x_regmap_config; int adav80x_bus_probe(struct device *dev, struct regmap *regmap); enum adav80x_pll_src { ADAV80X_PLL_SRC_XIN, ADAV80X_PLL_SRC_XTAL, ADAV80X_PLL_SRC_MCLKI, }; enum adav80x_pll { ADAV80X_PLL1 = 0, ADAV80X_PLL2 = 1, }; enum adav80x_clk_src { ADAV80X_CLK_XIN = 0, ADAV80X_CLK_MCLKI = 1, ADAV80X_CLK_PLL1 = 2, ADAV80X_CLK_PLL2 = 3, ADAV80X_CLK_XTAL = 6, ADAV80X_CLK_SYSCLK1 = 6, ADAV80X_CLK_SYSCLK2 = 7, ADAV80X_CLK_SYSCLK3 = 8, }; #endif mg src='/cgit.png' alt='cgit logo'/> index : net-next.git
net-next plumbingsTobias Klauser
summaryrefslogtreecommitdiff
path: root/tools/perf/bench/bench.h
diff options
context:
space:
mode:
authorSergei Shtylyov <sergei.shtylyov@cogentembedded.com>2017-01-29 15:07:34 +0300
committerDavid S. Miller <davem@davemloft.net>2017-01-30 22:05:43 -0500
commit1a0bee6c1e788218fd1d141db320db970aace7f0 (patch)
tree46c4116bc8ef4a7df718516a648597d9e21c15f1 /tools/perf/bench/bench.h
parent63c190429020a9701b42887ac22c28f287f1762f (diff)
sh_eth: rename EESIPR bits
Since the commit b0ca2a21f769 ("sh_eth: Add support of SH7763 to sh_eth") the *enum* declaring the EESIPR bits (interrupt mask) went out of sync with the *enum* declaring the EESR bits (interrupt status) WRT bit naming and formatting. I'd like to restore the consistency by using EESIPR as the bit name prefix, renaming the *enum* to EESIPR_BIT, and (finally) renaming the bits according to the available Renesas SH77{34|63} manuals; additionally, reconstruct couple names using the EESR bit declaration above... Signed-off-by: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com> Signed-off-by: David S. Miller <davem@davemloft.net>
Diffstat (limited to 'tools/perf/bench/bench.h')