/* * wm8900.h -- WM890 Soc Audio driver * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License version 2 as * published by the Free Software Foundation. */ #ifndef _WM8900_H #define _WM8900_H #define WM8900_FLL 1 #define WM8900_BCLK_DIV 1 #define WM8900_ADC_CLKDIV 2 #define WM8900_DAC_CLKDIV 3 #define WM8900_ADC_LRCLK 4 #define WM8900_DAC_LRCLK 5 #define WM8900_OPCLK_DIV 6 #define WM8900_LRCLK_MODE 7 #define WM8900_BCLK_DIV_1 0x00 #define WM8900_BCLK_DIV_1_5 0x02 #define WM8900_BCLK_DIV_2 0x04 #define WM8900_BCLK_DIV_3 0x06 #define WM8900_BCLK_DIV_4 0x08 #define WM8900_BCLK_DIV_5_5 0x0a #define WM8900_BCLK_DIV_6 0x0c #define WM8900_BCLK_DIV_8 0x0e #define WM8900_BCLK_DIV_11 0x10 #define WM8900_BCLK_DIV_12 0x12 #define WM8900_BCLK_DIV_16 0x14 #define WM8900_BCLK_DIV_22 0x16 #define WM8900_BCLK_DIV_24 0x18 #define WM8900_BCLK_DIV_32 0x1a #define WM8900_BCLK_DIV_44 0x1c #define WM8900_BCLK_DIV_48 0x1e #define WM8900_ADC_CLKDIV_1 0x00 #define WM8900_ADC_CLKDIV_1_5 0x20 #define WM8900_ADC_CLKDIV_2 0x40 #define WM8900_ADC_CLKDIV_3 0x60 #define WM8900_ADC_CLKDIV_4 0x80 #define WM8900_ADC_CLKDIV_5_5 0xa0 #define WM8900_ADC_CLKDIV_6 0xc0 #define WM8900_DAC_CLKDIV_1 0x00 #define WM8900_DAC_CLKDIV_1_5 0x04 #define WM8900_DAC_CLKDIV_2 0x08 #define WM8900_DAC_CLKDIV_3 0x0c #define WM8900_DAC_CLKDIV_4 0x10 #define WM8900_DAC_CLKDIV_5_5 0x14 #define WM8900_DAC_CLKDIV_6 0x18 #endif ight'>Tobias Klauser
summaryrefslogtreecommitdiff
path: root/include/soc/rockchip/rockchip_sip.h
diff options
context:
space:
mode:
authorArd Biesheuvel <ard.biesheuvel@linaro.org>2017-01-17 13:46:29 +0000
committerHerbert Xu <herbert@gondor.apana.org.au>2017-01-23 22:41:33 +0800
commit11e3b725cfc282efe9d4a354153e99d86a16af08 (patch)
tree8b5b9e0e1bcae1ab98ee652ffb7b13b05c209bd6 /include/soc/rockchip/rockchip_sip.h
parentd6040764adcb5cb6de1489422411d701c158bb69 (diff)
crypto: arm64/aes-blk - honour iv_out requirement in CBC and CTR modes
Update the ARMv8 Crypto Extensions and the plain NEON AES implementations in CBC and CTR modes to return the next IV back to the skcipher API client. This is necessary for chaining to work correctly. Note that for CTR, this is only done if the request is a round multiple of the block size, since otherwise, chaining is impossible anyway. Cc: <stable@vger.kernel.org> # v3.16+ Signed-off-by: Ard Biesheuvel <ard.biesheuvel@linaro.org> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
Diffstat (limited to 'include/soc/rockchip/rockchip_sip.h')