/* * TXx9 SoC AC Link Controller * * This program is free software; you can redistribute it and/or modify * it under the terms of the GNU General Public License version 2 as * published by the Free Software Foundation. */ #ifndef __TXX9ACLC_H #define __TXX9ACLC_H #include #include #define ACCTLEN 0x00 /* control enable */ #define ACCTLDIS 0x04 /* control disable */ #define ACCTL_ENLINK 0x00000001 /* enable/disable AC-link */ #define ACCTL_AUDODMA 0x00000100 /* AUDODMA enable/disable */ #define ACCTL_AUDIDMA 0x00001000 /* AUDIDMA enable/disable */ #define ACCTL_AUDOEHLT 0x00010000 /* AUDO error halt enable/disable */ #define ACCTL_AUDIEHLT 0x00100000 /* AUDI error halt enable/disable */ #define ACREGACC 0x08 /* codec register access */ #define ACREGACC_DAT_SHIFT 0 /* data field */ #define ACREGACC_REG_SHIFT 16 /* address field */ #define ACREGACC_CODECID_SHIFT 24 /* CODEC ID field */ #define ACREGACC_READ 0x80000000 /* CODEC read */ #define ACREGACC_WRITE 0x00000000 /* CODEC write */ #define ACINTSTS 0x10 /* interrupt status */ #define ACINTMSTS 0x14 /* interrupt masked status */ #define ACINTEN 0x18 /* interrupt enable */ #define ACINTDIS 0x1c /* interrupt disable */ #define ACINT_CODECRDY(n) (0x00000001 << (n)) /* CODECn ready */ #define ACINT_REGACCRDY 0x00000010 /* ACREGACC ready */ #define ACINT_AUDOERR 0x00000100 /* AUDO underrun error */ #define ACINT_AUDIERR 0x00001000 /* AUDI overrun error */ #define ACDMASTS 0x80 /* DMA request status */ #define ACDMA_AUDO 0x00000001 /* AUDODMA pending */ #define ACDMA_AUDI 0x00000010 /* AUDIDMA pending */ #define ACAUDODAT 0xa0 /* audio out data */ #define ACAUDIDAT 0xb0 /* audio in data */ #define ACREVID 0xfc /* revision ID */ struct txx9aclc_dmadata { struct resource *dma_res; struct txx9dmac_slave dma_slave; struct dma_chan *dma_chan; struct tasklet_struct tasklet; spinlock_t dma_lock; int stream; /* SNDRV_PCM_STREAM_PLAYBACK or SNDRV_PCM_STREAM_CAPTURE */ struct snd_pcm_substream *substream; unsigned long pos; dma_addr_t dma_addr; unsigned long buffer_bytes; unsigned long period_bytes; unsigned long frag_bytes; int frags; int frag_count; int dmacount; }; struct txx9aclc_plat_drvdata { void __iomem *base; u64 physbase; }; static inline struct txx9aclc_plat_drvdata *txx9aclc_get_plat_drvdata( struct snd_soc_dai *dai) { return dev_get_drvdata(dai->dev); } #endif /* __TXX9ACLC_H */ ame='h' value='nds-private-remove'/>
path: root/include/net/bluetooth/bluetooth.h
diff options
context:
space:
mode:
authorSergei Shtylyov <sergei.shtylyov@cogentembedded.com>2017-01-29 15:07:34 +0300
committerDavid S. Miller <davem@davemloft.net>2017-01-30 22:05:43 -0500
commit1a0bee6c1e788218fd1d141db320db970aace7f0 (patch)
tree46c4116bc8ef4a7df718516a648597d9e21c15f1 /include/net/bluetooth/bluetooth.h
parent63c190429020a9701b42887ac22c28f287f1762f (diff)
sh_eth: rename EESIPR bits
Since the commit b0ca2a21f769 ("sh_eth: Add support of SH7763 to sh_eth") the *enum* declaring the EESIPR bits (interrupt mask) went out of sync with the *enum* declaring the EESR bits (interrupt status) WRT bit naming and formatting. I'd like to restore the consistency by using EESIPR as the bit name prefix, renaming the *enum* to EESIPR_BIT, and (finally) renaming the bits according to the available Renesas SH77{34|63} manuals; additionally, reconstruct couple names using the EESR bit declaration above... Signed-off-by: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com> Signed-off-by: David S. Miller <davem@davemloft.net>
Diffstat (limited to 'include/net/bluetooth/bluetooth.h')