[ { "EventCode": "0x8", "Counter": "0,1", "UMask": "0x7", "EventName": "DATA_TLB_MISSES.DTLB_MISS", "SampleAfterValue": "200000", "BriefDescription": "Memory accesses that missed the DTLB." }, { "EventCode": "0x8", "Counter": "0,1", "UMask": "0x5", "EventName": "DATA_TLB_MISSES.DTLB_MISS_LD", "SampleAfterValue": "200000", "BriefDescription": "DTLB misses due to load operations." }, { "EventCode": "0x8", "Counter": "0,1", "UMask": "0x9", "EventName": "DATA_TLB_MISSES.L0_DTLB_MISS_LD", "SampleAfterValue": "200000", "BriefDescription": "L0 DTLB misses due to load operations." }, { "EventCode": "0x8", "Counter": "0,1", "UMask": "0x6", "EventName": "DATA_TLB_MISSES.DTLB_MISS_ST", "SampleAfterValue": "200000", "BriefDescription": "DTLB misses due to store operations." }, { "EventCode": "0x8", "Counter": "0,1", "UMask": "0xa", "EventName": "DATA_TLB_MISSES.L0_DTLB_MISS_ST", "SampleAfterValue": "200000", "BriefDescription": "L0 DTLB misses due to store operations" }, { "EventCode": "0xC", "Counter": "0,1", "UMask": "0x3", "EventName": "PAGE_WALKS.WALKS", "SampleAfterValue": "200000", "BriefDescription": "Number of page-walks executed." }, { "EventCode": "0xC", "Counter": "0,1", "UMask": "0x3", "EventName": "PAGE_WALKS.CYCLES", "SampleAfterValue": "2000000", "BriefDescription": "Duration of page-walks in core cycles" }, { "EventCode": "0xC", "Counter": "0,1", "UMask": "0x1", "EventName": "PAGE_WALKS.D_SIDE_WALKS", "SampleAfterValue": "200000", "BriefDescription": "Number of D-side only page walks" }, { "EventCode": "0xC", "Counter": "0,1", "UMask": "0x1", "EventName": "PAGE_WALKS.D_SIDE_CYCLES", "SampleAfterValue": "2000000", "BriefDescription": "Duration of D-side only page walks" }, { "EventCode": "0xC", "Counter": "0,1", "UMask": "0x2", "EventName": "PAGE_WALKS.I_SIDE_WALKS", "SampleAfterValue": "200000", "BriefDescription": "Number of I-Side page walks" }, { "EventCode": "0xC", "Counter": "0,1", "UMask": "0x2", "EventName": "PAGE_WALKS.I_SIDE_CYCLES", "SampleAfterValue": "2000000", "BriefDescription": "Duration of I-Side page walks" }, { "EventCode": "0x82", "Counter": "0,1", "UMask": "0x1", "EventName": "ITLB.HIT", "SampleAfterValue": "200000", "BriefDescription": "ITLB hits." }, { "EventCode": "0x82", "Counter": "0,1", "UMask": "0x4", "EventName": "ITLB.FLUSH", "SampleAfterValue": "200000", "BriefDescription": "ITLB flushes." }, { "PEBS": "2", "EventCode": "0x82", "Counter": "0,1", "UMask": "0x2", "EventName": "ITLB.MISSES", "SampleAfterValue": "200000", "BriefDescription": "ITLB misses." }, { "PEBS": "1", "EventCode": "0xCB", "Counter": "0,1", "UMask": "0x4", "EventName": "MEM_LOAD_RETIRED.DTLB_MISS", "SampleAfterValue": "200000", "BriefDescription": "Retired loads that miss the DTLB (precise event)." } ]lue='0' selected='selected'>include
author | Linus Torvalds <torvalds@linux-foundation.org> | 2016-12-12 21:58:13 -0800 |
---|---|---|
committer | Linus Torvalds <torvalds@linux-foundation.org> | 2016-12-12 21:58:13 -0800 |
commit | e7aa8c2eb11ba69b1b69099c3c7bd6be3087b0ba (patch) | |
tree | f63906f41699c8e38af9d12b063e2ceab0286ef2 /tools/testing/nvdimm/test/Kbuild | |
parent | e34bac726d27056081d0250c0e173e4b155aa340 (diff) | |
parent | 868c97a846a73e937d835b09b8c885a69df50ec8 (diff) |