[ { "EventCode": "0x17", "Counter": "0,1,2,3", "UMask": "0x1", "EventName": "INSTS_WRITTEN_TO_IQ.INSTS", "SampleAfterValue": "2000003", "BriefDescription": "Valid instructions written to IQ per cycle.", "CounterHTOff": "0,1,2,3,4,5,6,7" }, { "EventCode": "0x5C", "Counter": "0,1,2,3", "UMask": "0x1", "EventName": "CPL_CYCLES.RING0", "SampleAfterValue": "2000003", "BriefDescription": "Unhalted core cycles when the thread is in ring 0.", "CounterHTOff": "0,1,2,3,4,5,6,7" }, { "EventCode": "0x5C", "Counter": "0,1,2,3", "UMask": "0x1", "EdgeDetect": "1", "EventName": "CPL_CYCLES.RING0_TRANS", "SampleAfterValue": "100007", "BriefDescription": "Number of intervals between processor halts while thread is in ring 0.", "CounterMask": "1", "CounterHTOff": "0,1,2,3,4,5,6,7" }, { "EventCode": "0x5C", "Counter": "0,1,2,3", "UMask": "0x2", "EventName": "CPL_CYCLES.RING123", "SampleAfterValue": "2000003", "BriefDescription": "Unhalted core cycles when thread is in rings 1, 2, or 3.", "CounterHTOff": "0,1,2,3,4,5,6,7" }, { "EventCode": "0x4E", "Counter": "0,1,2,3", "UMask": "0x2", "EventName": "HW_PRE_REQ.DL1_MISS", "SampleAfterValue": "2000003", "BriefDescription": "Hardware Prefetch requests that miss the L1D cache. This accounts for both L1 streamer and IP-based (IPP) HW prefetchers. A request is being counted each time it access the cache & miss it, including if a block is applicable or if hit the Fill Buffer for .", "CounterHTOff": "0,1,2,3,4,5,6,7" }, { "EventCode": "0x63", "Counter": "0,1,2,3", "UMask": "0x1", "EventName": "LOCK_CYCLES.SPLIT_LOCK_UC_LOCK_DURATION", "SampleAfterValue": "2000003", "BriefDescription": "Cycles when L1 and L2 are locked due to UC or split lock.", "CounterHTOff": "0,1,2,3,4,5,6,7" } ]zram/Makefile?id=517e7610d2ce04d1b8d8b6c6d1a36dcce5cac6ab'>diff
path: root/tools/testing/selftests/zram/Makefile
diff options
context:
space:
mode:
authorVineet Gupta <vgupta@synopsys.com>2017-01-19 17:05:00 -0800
committerVineet Gupta <vgupta@synopsys.com>2017-01-24 11:05:59 -0800
commit517e7610d2ce04d1b8d8b6c6d1a36dcce5cac6ab (patch)
treebe95871b4aa158d5bfc410a46d86594618dcb662 /tools/testing/selftests/zram/Makefile
parent36425cd67052e3becf325fd4d3ba5691791ef7e4 (diff)
ARCv2: MCIP: update the BCR per current changes
Signed-off-by: Vineet Gupta <vgupta@synopsys.com>
Diffstat (limited to 'tools/testing/selftests/zram/Makefile')