/* * (C) 2010,2011 Thomas Renninger , Novell Inc. * * Licensed under the terms of the GNU GPL License version 2. * * Miscellaneous helpers which do not fit or are worth * to put into separate headers */ #ifndef __CPUPOWERUTILS_HELPERS__ #define __CPUPOWERUTILS_HELPERS__ #include #include #include "helpers/bitmask.h" #include /* Internationalization ****************************/ #ifdef NLS #define _(String) gettext(String) #ifndef gettext_noop #define gettext_noop(String) String #endif #define N_(String) gettext_noop(String) #else /* !NLS */ #define _(String) String #define N_(String) String #endif /* Internationalization ****************************/ extern int run_as_root; extern struct bitmask *cpus_chosen; /* Global verbose (-d) stuff *********************************/ /* * define DEBUG via global Makefile variable * Debug output is sent to stderr, do: * cpupower monitor 2>/tmp/debug * to split debug output away from normal output */ #ifdef DEBUG extern int be_verbose; #define dprint(fmt, ...) { \ if (be_verbose) { \ fprintf(stderr, "%s: " fmt, \ __func__, ##__VA_ARGS__); \ } \ } #else static inline void dprint(const char *fmt, ...) { } #endif extern int be_verbose; /* Global verbose (-v) stuff *********************************/ /* cpuid and cpuinfo helpers **************************/ enum cpupower_cpu_vendor {X86_VENDOR_UNKNOWN = 0, X86_VENDOR_INTEL, X86_VENDOR_AMD, X86_VENDOR_MAX}; #define CPUPOWER_CAP_INV_TSC 0x00000001 #define CPUPOWER_CAP_APERF 0x00000002 #define CPUPOWER_CAP_AMD_CBP 0x00000004 #define CPUPOWER_CAP_PERF_BIAS 0x00000008 #define CPUPOWER_CAP_HAS_TURBO_RATIO 0x00000010 #define CPUPOWER_CAP_IS_SNB 0x00000020 #define CPUPOWER_CAP_INTEL_IDA 0x00000040 #define MAX_HW_PSTATES 10 struct cpupower_cpu_info { enum cpupower_cpu_vendor vendor; unsigned int family; unsigned int model; unsigned int stepping; /* CPU capabilities read out from cpuid */ unsigned long long caps; }; /* get_cpu_info * * Extract CPU vendor, family, model, stepping info from /proc/cpuinfo * * Returns 0 on success or a negativ error code * Only used on x86, below global's struct values are zero/unknown on * other archs */ extern int get_cpu_info(unsigned int cpu, struct cpupower_cpu_info *cpu_info); extern struct cpupower_cpu_info cpupower_cpu_info; /* cpuid and cpuinfo helpers **************************/ /* X86 ONLY ****************************************/ #if defined(__i386__) || defined(__x86_64__) #include /* Read/Write msr ****************************/ extern int read_msr(int cpu, unsigned int idx, unsigned long long *val); extern int write_msr(int cpu, unsigned int idx, unsigned long long val); extern int msr_intel_set_perf_bias(unsigned int cpu, unsigned int val); extern int msr_intel_get_perf_bias(unsigned int cpu); extern unsigned long long msr_intel_get_turbo_ratio(unsigned int cpu); /* Read/Write msr ****************************/ /* PCI stuff ****************************/ extern int amd_pci_get_num_boost_states(int *active, int *states); extern struct pci_dev *pci_acc_init(struct pci_access **pacc, int domain, int bus, int slot, int func, int vendor, int dev); extern struct pci_dev *pci_slot_func_init(struct pci_access **pacc, int slot, int func); /* PCI stuff ****************************/ /* AMD HW pstate decoding **************************/ extern int decode_pstates(unsigned int cpu, unsigned int cpu_family, int boost_states, unsigned long *pstates, int *no); /* AMD HW pstate decoding **************************/ extern int cpufreq_has_boost_support(unsigned int cpu, int *support, int *active, int * states); /* * CPUID functions returning a single datum */ unsigned int cpuid_eax(unsigned int op); unsigned int cpuid_ebx(unsigned int op); unsigned int cpuid_ecx(unsigned int op); unsigned int cpuid_edx(unsigned int op); /* cpuid and cpuinfo helpers **************************/ /* X86 ONLY ********************************************/ #else static inline int decode_pstates(unsigned int cpu, unsigned int cpu_family, int boost_states, unsigned long *pstates, int *no) { return -1; }; static inline int read_msr(int cpu, unsigned int idx, unsigned long long *val) { return -1; }; static inline int write_msr(int cpu, unsigned int idx, unsigned long long val) { return -1; }; static inline int msr_intel_set_perf_bias(unsigned int cpu, unsigned int val) { return -1; }; static inline int msr_intel_get_perf_bias(unsigned int cpu) { return -1; }; static inline unsigned long long msr_intel_get_turbo_ratio(unsigned int cpu) { return 0; }; /* Read/Write msr ****************************/ static inline int cpufreq_has_boost_support(unsigned int cpu, int *support, int *active, int * states) { return -1; } /* cpuid and cpuinfo helpers **************************/ static inline unsigned int cpuid_eax(unsigned int op) { return 0; }; static inline unsigned int cpuid_ebx(unsigned int op) { return 0; }; static inline unsigned int cpuid_ecx(unsigned int op) { return 0; }; static inline unsigned int cpuid_edx(unsigned int op) { return 0; }; #endif /* defined(__i386__) || defined(__x86_64__) */ #endif /* __CPUPOWERUTILS_HELPERS__ */ itterHerbert Xu <herbert@gondor.apana.org.au>2017-01-23 22:41:33 +0800 commit11e3b725cfc282efe9d4a354153e99d86a16af08 (patch) tree8b5b9e0e1bcae1ab98ee652ffb7b13b05c209bd6 /sound/soc/kirkwood/kirkwood-i2s.c parentd6040764adcb5cb6de1489422411d701c158bb69 (diff)
crypto: arm64/aes-blk - honour iv_out requirement in CBC and CTR modes
Update the ARMv8 Crypto Extensions and the plain NEON AES implementations in CBC and CTR modes to return the next IV back to the skcipher API client. This is necessary for chaining to work correctly. Note that for CTR, this is only done if the request is a round multiple of the block size, since otherwise, chaining is impossible anyway. Cc: <stable@vger.kernel.org> # v3.16+ Signed-off-by: Ard Biesheuvel <ard.biesheuvel@linaro.org> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
Diffstat (limited to 'sound/soc/kirkwood/kirkwood-i2s.c')