summaryrefslogtreecommitdiff
path: root/include/dt-bindings/reset/pistachio-resets.h
blob: 60a189b1faef8a54cb97ca188bcd8aab9b2f5998 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
/*
 * This header provides constants for the reset controller
 * present in the Pistachio SoC
 */

#ifndef _PISTACHIO_RESETS_H
#define _PISTACHIO_RESETS_H

#define PISTACHIO_RESET_I2C0		0
#define PISTACHIO_RESET_I2C1		1
#define PISTACHIO_RESET_I2C2		2
#define PISTACHIO_RESET_I2C3		3
#define PISTACHIO_RESET_I2S_IN		4
#define PISTACHIO_RESET_PRL_OUT		5
#define PISTACHIO_RESET_SPDIF_OUT	6
#define PISTACHIO_RESET_SPI		7
#define PISTACHIO_RESET_PWM_PDM		8
#define PISTACHIO_RESET_UART0		9
#define PISTACHIO_RESET_UART1		10
#define PISTACHIO_RESET_QSPI		11
#define PISTACHIO_RESET_MDC		12
#define PISTACHIO_RESET_SDHOST		13
#define PISTACHIO_RESET_ETHERNET	14
#define PISTACHIO_RESET_IR		15
#define PISTACHIO_RESET_HASH		16
#define PISTACHIO_RESET_TIMER		17
#define PISTACHIO_RESET_I2S_OUT		18
#define PISTACHIO_RESET_SPDIF_IN	19
#define PISTACHIO_RESET_EVT		20
#define PISTACHIO_RESET_USB_H		21
#define PISTACHIO_RESET_USB_PR		22
#define PISTACHIO_RESET_USB_PHY_PR	23
#define PISTACHIO_RESET_USB_PHY_PON	24
#define PISTACHIO_RESET_MAX		24

#endif
it-subject'>sh_eth: rename EESIPR bits
Since the commit b0ca2a21f769 ("sh_eth: Add support of SH7763 to sh_eth") the *enum* declaring the EESIPR bits (interrupt mask) went out of sync with the *enum* declaring the EESR bits (interrupt status) WRT bit naming and formatting. I'd like to restore the consistency by using EESIPR as the bit name prefix, renaming the *enum* to EESIPR_BIT, and (finally) renaming the bits according to the available Renesas SH77{34|63} manuals; additionally, reconstruct couple names using the EESR bit declaration above... Signed-off-by: Sergei Shtylyov <sergei.shtylyov@cogentembedded.com> Signed-off-by: David S. Miller <davem@davemloft.net>
Diffstat (limited to 'tools/thermal/tmon/sysfs.c')