netsniff-ng.git - A high-performance Linux networking toolkit

Age	Commit message (Expand)	Author	Files	Lines
2016-09-15	ui: Rename ui_table_row_print -> ui_table_row_col_set	Vadim Kochan	1	-2/+2
2016-09-15	flowtop: Add horizontal scrolling over flows table	Vadim Kochan	1	-0/+8
2016-09-15	flowtop: Render table row via raw ncurses buffer	Vadim Kochan	1	-0/+8
2016-04-22	ui: Print empty rows when clearing table	Vadim Kochan	1	-1/+3
2016-04-22	ui: Implement UI table for flows printing	Vadim Kochan	1	-0/+51

family all have a MCLK clock input which supplies the master clock for the device. The master clock is used as the input clock for the PLL. Currently the MCLK rate as well as the desired PLL output frequency need to be supplied by calling snd_soc_dai_set_pll() form a machine driver. Add support for specifying the MCLK using the common clock framework. In addition to that also automatically configure the PLL to a suitable rate if the master clock was provided using the CCW. This allows to use the CODEC driver without any special configuration requirements from the machine driver. While the PLL output frequency can be configured over a (more or less) continuous range the narrowness of the range and the other constraints of the clocking tree usually only result in two output frequencies that will actually be chosen. One for 44.1kHz based rates and one for 48kHz based rates, these are the rates that the automatic PLL configuration will use. For the rare case where a non-standard setup is required a machine driver can disable the auto-configuration and configure a custom frequency using the existing mechanisms. If the common clock framework is not enabled clk_get() will return NULL and the driver will function as before and the clock rate needs to be configured manually. Signed-off-by: Lars-Peter Clausen <lars@metafoo.de> Signed-off-by: Mark Brown <broonie@kernel.org>

Diffstat