curvetun-libs = -l${CONFIG_NACL_LIB} \ -lpthread curvetun-objs = xmalloc.o \ epoll2.o \ str.o \ dev.o \ stun.o \ sock.o \ sig.o \ link.o \ patricia.o \ corking.o \ trie.o \ taia.o \ hash.o \ rnd.o \ curve.o \ curve_test.o \ cookie.o \ keypair.o \ ioexact.o \ ioops.o \ cpusched.o \ die.o \ sysctl.o \ curvetun_mgmt_servers.o \ curvetun_mgmt_users.o \ curvetun_server.o \ curvetun_client.o \ curvetun.o curvetun-eflags = -I ${CONFIG_NACL_INC_DIR} curvetun-confs = linux/net-next.git' title='net-next.git Git repository'/>
summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorChris Wilson <chris@chris-wilson.co.uk>2016-08-18 17:16:41 +0100
committerChris Wilson <chris@chris-wilson.co.uk>2016-08-18 22:36:23 +0100
commit3497971a71d8b15a41b7bf2bf66ebf5909b2bd3f (patch)
treedc76c33e66248e3ad1ad990e75396a61cfcc6e89
parent600f436801deae65e48404847b61c89b4944e355 (diff)
agp/intel: Flush chipset writes after updating a single PTE
After we update one PTE for a page, the caller expects to be able to immediately use that through a GGTT read/write. To comply with the callers expectations we therefore need to flush the chipset buffers before returning. Reported-by: Matti Hämäläinen <ccr@tnsp.org> Fixes: d6473f566417 ("drm/i915: Add support for mapping an object page...") Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk> Cc: Ankitprasad Sharma <ankitprasad.r.sharma@intel.com> Cc: Tvrtko Ursulin <tvrtko.ursulin@intel.com> Tested-by: Matti Hämäläinen <ccr@tnsp.org> Cc: drm-intel-fixes@lists.freedesktop.org Reviewed-by: Mika Kuoppala <mika.kuoppala@intel.com> Link: http://patchwork.freedesktop.org/patch/msgid/20160818161718.27187-2-chris@chris-wilson.co.uk
Diffstat