#ifndef GEOIPH_H #define GEOIPH_H #include #include #include "config.h" #include "die.h" #if defined(HAVE_GEOIP) && defined(HAVE_LIBZ) extern void init_geoip(int enforce); extern void update_geoip(void); extern int geoip_working(void); extern const char *geoip4_city_name(struct sockaddr_in sa); extern const char *geoip6_city_name(struct sockaddr_in6 sa); extern const char *geoip4_region_name(struct sockaddr_in sa); extern const char *geoip6_region_name(struct sockaddr_in6 sa); extern const char *geoip4_country_name(struct sockaddr_in sa); extern const char *geoip6_country_name(struct sockaddr_in6 sa); extern float geoip4_longitude(struct sockaddr_in sa); extern float geoip4_latitude(struct sockaddr_in sa); extern float geoip6_longitude(struct sockaddr_in6 sa); extern float geoip6_latitude(struct sockaddr_in6 sa); extern const char *geoip4_as_name(struct sockaddr_in sa); extern const char *geoip6_as_name(struct sockaddr_in6 sa); extern void destroy_geoip(void); #else static inline void init_geoip(int enforce) { } static inline void destroy_geoip(void) { } static inline void update_geoip(void) { panic("No built-in geoip support!\n"); } static inline int geoip_working(void) { return 0; } static inline const char *geoip4_city_name(struct sockaddr_in sa) { return NULL; } static inline const char *geoip6_city_name(struct sockaddr_in6 sa) { return NULL; } static inline const char *geoip4_region_name(struct sockaddr_in sa) { return NULL; } static inline const char *geoip6_region_name(struct sockaddr_in6 sa) { return NULL; } static inline const char *geoip4_country_name(struct sockaddr_in sa) { return NULL; } static inline const char *geoip6_country_name(struct sockaddr_in6 sa) { return NULL; } static inline float geoip4_longitude(struct sockaddr_in sa) { return .0f; } static inline float geoip4_latitude(struct sockaddr_in sa) { return .0f; } static inline float geoip6_longitude(struct sockaddr_in6 sa) { return .0f; } static inline float geoip6_latitude(struct sockaddr_in6 sa) { return .0f; } static inline const char *geoip4_as_name(struct sockaddr_in sa) { return NULL; } static inline const char *geoip6_as_name(struct sockaddr_in6 sa) { return NULL; } #endif #endif /* GEOIPH_H */ e968ee3'>diff
diff options
context:
space:
mode:
authorSrinivas Pandruvada <srinivas.pandruvada@linux.intel.com>2017-02-03 14:18:39 -0800
committerRafael J. Wysocki <rafael.j.wysocki@intel.com>2017-02-04 00:11:08 +0100
commit6e978b22efa1db9f6e71b24440b5f1d93e968ee3 (patch)
treec666f7a26b860674848949e39a610222b0723f89 /tools/testing
parent3c223c19aea85d3dda1416c187915f4a30b04b1f (diff)
cpufreq: intel_pstate: Disable energy efficiency optimization
Some Kabylake desktop processors may not reach max turbo when running in HWP mode, even if running under sustained 100% utilization. This occurs when the HWP.EPP (Energy Performance Preference) is set to "balance_power" (0x80) -- the default on most systems. It occurs because the platform BIOS may erroneously enable an energy-efficiency setting -- MSR_IA32_POWER_CTL BIT-EE, which is not recommended to be enabled on this SKU. On the failing systems, this BIOS issue was not discovered when the desktop motherboard was tested with Windows, because the BIOS also neglects to provide the ACPI/CPPC table, that Windows requires to enable HWP, and so Windows runs in legacy P-state mode, where this setting has no effect. Linux' intel_pstate driver does not require ACPI/CPPC to enable HWP, and so it runs in HWP mode, exposing this incorrect BIOS configuration. There are several ways to address this problem. First, Linux can also run in legacy P-state mode on this system. As intel_pstate is how Linux enables HWP, booting with "intel_pstate=disable" will run in acpi-cpufreq/ondemand legacy p-state mode. Or second, the "performance" governor can be used with intel_pstate, which will modify HWP.EPP to 0. Or third, starting in 4.10, the /sys/devices/system/cpu/cpufreq/policy*/energy_performance_preference attribute in can be updated from "balance_power" to "performance". Or fourth, apply this patch, which fixes the erroneous setting of MSR_IA32_POWER_CTL BIT_EE on this model, allowing the default configuration to function as designed. Signed-off-by: Srinivas Pandruvada <srinivas.pandruvada@linux.intel.com> Reviewed-by: Len Brown <len.brown@intel.com> Cc: 4.6+ <stable@vger.kernel.org> # 4.6+ Signed-off-by: Rafael J. Wysocki <rafael.j.wysocki@intel.com>
Diffstat (limited to 'tools/testing')