#ifndef SYSCTL_H #define SYSCTL_H #define SYSCTL_PROC_PATH "/proc/sys/" int sysctl_set_int(const char *file, int value); int sysctl_get_int(const char *file, int *value); #endif git.js'>
summaryrefslogtreecommitdiff
path: root/Documentation/devicetree
diff options
context:
space:
mode:
authorThierry Reding <treding@nvidia.com>2016-03-04 16:50:50 +0100
committerThierry Reding <treding@nvidia.com>2016-04-29 16:47:30 +0200
commit13541cc3d42faef262cbae21331128c065d7dc5d (patch)
treef775908e9a52929477768d7dd751574f15e6f06b /Documentation/devicetree
parent4000b00f3ca0be65ea947610f7eb8a09f6052756 (diff)
dt-bindings: pci: tegra: Update for per-lane PHYs
The XUSB pad controller allows PCIe lanes to be controlled individually, providing fine-grained control over their power state. Previous attempts at describing the XUSB pad controller in DT had erroneously assumed that all PCIe lanes were driven by the same PHY, and hence the PCI host controller would reference only a single PHY. Moving to a representation of per-lane PHYs requires that the operating system driver for the PCI host controller have access to the set of PHY devices that make up the connection of each root port in order to power up and down all of the lanes as necessary. Acked-by: Rob Herring <robh@kernel.org> Acked-by: Stephen Warren <swarren@nvidia.com> Signed-off-by: Thierry Reding <treding@nvidia.com>
Diffstat (limited to 'Documentation/devicetree')