PCI: rockchip: Fix wrong transmitted FTS count

If the expected number of FTS aren't received by RC when exiting from L0s,
the LTSSM will fall into recover state, which means it will need to send TS
for retraining which makes the latency of exiting from L0s a little longer
than expected.  This issue is caused by an incorrect reset value of FTS
count on PLC1 register (offset 0x4).  The expected value for Gen1/2 should
be more than 240 and we may leave a little margin here.  Fix this before
starting Gen1 training which will make TS1 contain the correct FTS count.

Signed-off-by: Shawn Lin <shawn.lin@rock-chips.com>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>

path: root/Sponsors

netsniff-ng is partly sponsored by:
///////////////////////////////////

Red Hat
 * W: http://www.redhat.com/

Deutsche Flugsicherung GmbH
 * W: https://secais.dfs.de/

ETH Zurich:
 * W: http://csg.ethz.ch/

Max Planck Institute for Human Cognitive and Brain Sciences
 * W: http://www.cbs.mpg.de/