summaryrefslogtreecommitdiff
path: root/trie.h
blob: c46399192032ebea0449cdba82e3b5dcc9815eb5 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
#ifndef TRIE_H
#define TRIE_H

#include <netinet/in.h>

extern void trie_addr_lookup(char *buff, size_t len, int ipv4, int *fd,
			     struct sockaddr_storage *addr, size_t *alen);
extern int trie_addr_maybe_update(char *buff, size_t len, int ipv4, int fd,
				  struct sockaddr_storage *addr, size_t alen);
extern void trie_addr_remove(int fd);
extern void trie_addr_remove_addr(struct sockaddr_storage *addr, size_t alen);
extern void trie_init(void);
extern void trie_cleanup(void);

#endif /* TRIE_H */
ype='submit' value='reload'/>
authorNicolin Chen <nicoleotsuka@gmail.com>2016-08-24 12:03:39 -0700
committerMark Brown <broonie@kernel.org>2016-09-01 21:10:21 +0100
commit38d16f791634ee95a1a818d2170dc75681ee80af (patch)
tree237609bede6c3b1ea098c76f519a3df247d78c91 /Documentation/devicetree
parentc6f8769b03749b244331699471bef02c9b9d5ebc (diff)
ASoC: rt5659: Enable IRQ output for GPIO1 pin
Since it's possible to have an IRQ without enabling JD3, the GPIO1 pin then would remain its default GPIO function which is set as an input direction (seeing from rt5659). Meanwhile, CPU would also listen this connection via its own GPIO input: [input] [input] CPU GPIO <--------> RT5659 GPIO1 The result for the IRQ on the CPU side will be unexpectable. So this patch enables the IRQ output for GPIO1 pin any way as long as there's an IRQ assigned from platform data or DT: [input] [IRQ output] CPU GPIO <--------< RT5659 GPIO1 Signed-off-by: Nicolin Chen <nicoleotsuka@gmail.com> Signed-off-by: Mark Brown <broonie@kernel.org>
Diffstat (limited to 'Documentation/devicetree')