1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
|
/*
Nios-sim - one simple NIOSII simulator only for personal interest and fun.
Copyright (C) 2010 chysun2000@gmail.com
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 2 of the License, or
(at your option) any later version.
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public License for more details.
You should have received a copy of the GNU General Public License along
with this program; if not, write to the Free Software Foundation, Inc.,
51 Franklin Street, Fifth Floor, Boston, MA 02110-1301 USA.
*/
#include <stdio.h>
#include <string.h>
#include "public.h"
#include "jtag_uart.h"
static struct jtag_uart_priv priv;
static void uart_init(struct io_device * self)
{
memset(&priv, 0x00, sizeof(struct jtag_uart_priv));
if (self != NULL){
self->priv_data = &priv;
priv.regs[JTAG_UART_DATA_REG].addr = JTAG_UART_BASE_ADDR;
priv.regs[JTAG_UART_CTRL_REG].addr = JTAG_UART_BASE_ADDR + 4;
/* init control register */
priv.regs[JTAG_UART_CTRL_REG].value = (JTAG_UART_FIFO_SIZE) << ALTERA_JTAGUART_CONTROL_WSPACE_OFST; /* FIFO is empty */
}
printf("Jtag UART at 0x%08x\n",JTAG_UART_BASE_ADDR);
}
static int32_t uart_is_belong(uint32_t address)
{
int32_t i = 0;
for (i=0;i<JTAG_UART_REG_COUNT;i++){
if (priv.regs[i].addr == address){
return ADDR_IS_DEV;
}
}
return ADDR_IS_NOT_DEV;
}
static uint32_t uart_read(struct io_device * self, uint32_t addr, uint32_t data_len)
{
if (addr == priv.regs[JTAG_UART_CTRL_REG].addr){
return priv.regs[JTAG_UART_CTRL_REG].value;
}
else if (addr == priv.regs[JTAG_UART_DATA_REG].addr){
return priv.regs[JTAG_UART_DATA_REG].value;
}
return 0;
}
static void write_tx_fifo(uint32_t data)
{
priv.tx_fifo.data = data & 0xFF;
priv.tx_fifo.is_write = 1;
/* clean WI bit */
priv.regs[JTAG_UART_CTRL_REG].value &= (~ALTERA_JTAGUART_CONTROL_WI_MSK);
/* clean write space bits */
priv.regs[JTAG_UART_CTRL_REG].value &= 0xFFFF;
}
static void uart_write(struct io_device * self, uint32_t addr, uint32_t data, uint32_t data_len)
{
int32_t i = 0;
for (i=0;i<JTAG_UART_REG_COUNT;i++){
if (priv.regs[i].addr == addr){
if (i == JTAG_UART_DATA_REG){
priv.regs[i].value = io_write_data(priv.regs[i].value, data, data_len);
write_tx_fifo(data);
}
else if(i == JTAG_UART_CTRL_REG){
priv.regs[i].value |= (io_write_data(priv.regs[i].value, data, data_len) & 0x3);
/* if change the interrupt enable bits */
if (data & 0x03){
priv.regs[i].value = priv.regs[i].value & (~ALTERA_JTAGUART_CONTROL_WI_MSK);
}
}
}
}
}
static uint32_t jtag_trans_clk = 500;
static int32_t jtag_uart_has_irq(struct io_device * self)
{
int32_t ret_val = DEV_NO_IRQ;
uint32_t reg_ctrl_val = priv.regs[JTAG_UART_CTRL_REG].value;
if (jtag_trans_clk > 0){
jtag_trans_clk --;
return ret_val;
}
else {
jtag_trans_clk = 500;
}
/* handle TX write fifo empty interrupt */
if (reg_ctrl_val & ALTERA_JTAGUART_CONTROL_WE_MSK){
if ((reg_ctrl_val & ALTERA_JTAGUART_CONTROL_WSPACE_MSK) != 0){
ret_val = DEV_HAS_IRQ;
}
}
#if 0
/* handle RX data available interrupt */
if (reg_ctrl_val & ALTERA_JTAGUART_CONTROL_RE_MSK){
if (reg_ctrl_val & ALTERA_JTAGUART_DATA_RVALID_MSK){
ret_val = DEV_HAS_IRQ;
priv.regs[JTAG_UART_CTRL_REG].value |= ALTERA_JTAGUART_CONTROL_RI_MSK;
}
else{
priv.regs[JTAG_UART_CTRL_REG].value &= (~ALTERA_JTAGUART_CONTROL_RI_MSK);
}
}
#endif
return ret_val;
}
static void jtag_uart_simulate(struct io_device * self)
{
/* if has data to send */
if (priv.tx_fifo.is_write){
printf("%c", priv.tx_fifo.data);
priv.tx_fifo.is_write = 0;
/* set available fifo size */
priv.regs[JTAG_UART_CTRL_REG].value |= (JTAG_UART_FIFO_SIZE << ALTERA_JTAGUART_CONTROL_WSPACE_OFST);
/* if set write interrupt enable */
if (priv.regs[JTAG_UART_CTRL_REG].value & ALTERA_JTAGUART_CONTROL_WE_MSK){
/* set write interrupt bit */
priv.regs[JTAG_UART_CTRL_REG].value |= ALTERA_JTAGUART_CONTROL_WI_MSK;
}
}
else {
if (priv.regs[JTAG_UART_CTRL_REG].value & (JTAG_UART_FIFO_SIZE << ALTERA_JTAGUART_CONTROL_WSPACE_OFST)){
/* if set write interrupt enable */
if (priv.regs[JTAG_UART_CTRL_REG].value & ALTERA_JTAGUART_CONTROL_WE_MSK){
/* set write interrupt bit */
priv.regs[JTAG_UART_CTRL_REG].value |= ALTERA_JTAGUART_CONTROL_WI_MSK;
}
}
}
}
struct io_device jtag_uart_io_device = {
.name = "Jtag UART Core",
.init = uart_init,
.is_belong = uart_is_belong,
.read_data = uart_read,
.write_data = uart_write,
.has_irq = jtag_uart_has_irq,
.simulate = jtag_uart_simulate,
.irq_enable_mask = JTAG_IRQ_MASK
};
|
