x,y 0.0,0.542974317837 1.0,0.540256379649 2.0,0.532910937616 3.0,0.523369595258 4.0,0.514899584009 5.0,0.509949545395 6.0,0.507812281609 7.0,0.503839718371 8.0,0.492509727364 9.0,0.472322304962 10.0,0.447517687756 11.0,0.424482276714 12.0,0.406856143388 13.0,0.394258798656 14.0,0.384812786074 15.0,0.377425941441 16.0,0.371527492662 17.0,0.365567053606 18.0,0.356456891399 19.0,0.341195904833 20.0,0.319823566071 21.0,0.296794002156 22.0,0.278751563937 23.0,0.270150354707 24.0,0.270796765961 25.0,0.277457153651 26.0,0.286731238564 27.0,0.296069170057 28.0,0.303084700667 29.0,0.305472837809 30.0,0.302167122281 31.0,0.294289437119 32.0,0.284427838791 33.0,0.274512453687 34.0,0.264750293074 35.0,0.254533643579 36.0,0.244215536118 37.0,0.235206028351 38.0,0.228508852459 39.0,0.223500729588 40.0,0.218428655688 41.0,0.211827504851 42.0,0.203717525802 43.0,0.195818450905 44.0,0.190507086175 45.0,0.189558560396 46.0,0.193653103477 47.0,0.202317793107 48.0,0.213544363308 49.0,0.223915309141 50.0,0.229917140803 51.0,0.22961614211 52.0,0.222993109074 53.0,0.211564618839 54.0,0.198532548816 55.0,0.188563734637 56.0,0.185252006906 57.0,0.188452905707 58.0,0.194902582868 59.0,0.201790252288 60.0,0.20910099304 61.0,0.218132792149 62.0,0.228432930529 63.0,0.237133836128 64.0,0.241286450069 65.0,0.240205946257 66.0,0.235654530857 67.0,0.230048166921 68.0,0.225189801535 69.0,0.222247278983 70.0,0.221632341663 71.0,0.222298332827 72.0,0.221789120557 73.0,0.217694180043 74.0,0.209035494267 75.0,0.19598347721 76.0,0.17942892178 77.0,0.161202993225 78.0,0.143484017019 79.0,0.127375315752 80.0,0.112313150205 81.0,0.0977063272121 82.0,0.0846230228643 83.0,0.0747064074187 84.0,0.06794658871 85.0,0.0629545907627 86.0,0.0586574215984 87.0,0.0550455514262 88.0,0.0525558622559 89.0,0.0512761372012 90.0,0.0510533196543 91.0,0.0511575278909 92.0,0.0500262842948 93.0,0.0467657571492 94.0,0.0426975237534 95.0,0.0398233952102 96.0,0.0377606481694 97.0,0.0338101199588 98.0,0.0271700982065 99.0,0.0215617778544 f7b9151560'>diff
diff options
context:
space:
mode:
authorShawn Lin <shawn.lin@rock-chips.com>2016-10-12 20:31:41 +0800
committerHeiko Stuebner <heiko@sntech.de>2016-10-16 02:39:58 +0200
commit4a262b14c57d6ec88982d40273e742f7b9151560 (patch)
tree52a611fe7432d3c5c0133162ea28759c538954dc
parent1001354ca34179f3db924eb66672442a173147dc (diff)
clk: rockchip: don't return NULL when failing to register ddrclk branch
rockchip_clk_register_ddrclk should not return NULL when failing to call clk_register, otherwise rockchip_clk_register_branches prints "unknown clock type". The actual case is that it's a known clock type but we fail to register it, which may makes user confuse the reason of failure. And the pr_err here is pointless as rockchip_clk_register_branches will also print the similar message. Signed-off-by: Shawn Lin <shawn.lin@rock-chips.com> Signed-off-by: Heiko Stuebner <heiko@sntech.de>
Diffstat