diff options
| author | Lukasz Majewski <lukma@denx.de> | 2017-02-07 06:20:24 +0100 |
|---|---|---|
| committer | David S. Miller <davem@davemloft.net> | 2017-02-07 13:59:27 -0500 |
| commit | ac6e058b75be71208e98a5808453aae9a17be480 (patch) | |
| tree | 559b0039d832be0016c2f200e4376299ef7a5ced /tools/perf/pmu-events/arch/x86/ivytown/memory.json | |
| parent | fc6d39c39581f3c12c95f166ce95ef8beb2047e8 (diff) | |
net: phy: dp83867: Recover from "port mirroring" N/A MODE4
The DP83867 when not properly bootstrapped - especially with LED_0 pin -
can enter N/A MODE4 for "port mirroring" feature.
To provide normal operation of the PHY, one needs not only to explicitly
disable the port mirroring feature, but as well stop some IC internal
testing (which disables RGMII communication).
To do that the STRAP_STS1 (0x006E) register must be read and RESERVED bit
11 examined. When it is set, the another RESERVED bit (11) at PHYCR
(0x0010) register must be clear to disable testing mode and enable RGMII
communication.
Thorough explanation of the problem can be found at following e2e thread:
"DP83867IR: Problem with RESERVED bits in PHY Control Register (PHYCR) -
Linux driver"
https://e2e.ti.com/support/interface/ethernet/f/903/p/571313/2096954#2096954
Signed-off-by: Lukasz Majewski <lukma@denx.de>
Reviewed-by: Andrew Lunn <andrew@lunn.ch>
Signed-off-by: David S. Miller <davem@davemloft.net>
Diffstat (limited to 'tools/perf/pmu-events/arch/x86/ivytown/memory.json')
0 files changed, 0 insertions, 0 deletions